luke/OpenSTA
1
0
Fork 0
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git synced 2026-08-29 09:20:19 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
bb186c39ddcd4e843fff5dcd1c1d38beb8dcb73b
OpenSTA/verilog/test
T
History
Jaehyun KimandClaude f192996a42 Update golden files for upstream bias_pins feature 
Upstream added bias pin type recognition, changing VNB/VPB pin
direction from "unknown" to "bias" in liberty output. Update 9
golden .ok files to match.

Co-Authored-By: Claude <[email protected]>
Signed-off-by: Jaehyun Kim <[email protected]>
2026-04-02 12:42:08 +09:00
..
cpp
update test infra to accomodate std::string instead of const char*
2026-03-30 19:44:26 +00:00
assign_net.v
test: Add comprehensive test infrastructure and test cases across all OpenSTA modules
2026-02-27 12:59:25 +09:00
bus_connect.v
test: Add comprehensive test infrastructure and test cases across all OpenSTA modules
2026-02-27 12:59:25 +09:00
CMakeLists.txt
Merge remote-tracking branch 'origin/master' into secure-sta-test-by-opus
2026-04-02 12:30:18 +09:00
constant_net.v
test: Add comprehensive test infrastructure and test cases across all OpenSTA modules
2026-02-27 12:59:25 +09:00
positional.v
test: Add comprehensive test infrastructure and test cases across all OpenSTA modules
2026-02-27 12:59:25 +09:00
regression
test: Add comprehensive test infrastructure and test cases across all OpenSTA modules
2026-02-27 12:59:25 +09:00
save_ok
test: Add comprehensive test infrastructure and test cases across all OpenSTA modules
2026-02-27 12:59:25 +09:00
verilog_advanced_out1.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_advanced_out2.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_advanced_out3.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_advanced_out4.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_advanced_out5.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_advanced_out6.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_advanced_out7.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_advanced_out8.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_assign_out.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_assign_test.v
test: Initial upload
2026-02-13 19:19:09 +09:00
verilog_assign.ok
test: Fix post-merge build errors and regolden .ok files
2026-03-11 17:11:08 +09:00
verilog_assign.tcl
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_attributes.ok
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_attributes.tcl
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_bias_pins_out.vok
fix to exclude bias pins from timing graph
2026-04-02 00:56:38 +00:00
verilog_bias_pins.ok
fix to exclude bias pins from timing graph
2026-04-02 00:56:38 +00:00
verilog_bias_pins.tcl
fix to exclude bias pins from timing graph
2026-04-02 00:56:38 +00:00
verilog_bias_pins.v
fix to exclude bias pins from timing graph
2026-04-02 00:56:38 +00:00
verilog_bus_out.vok
test: Add comprehensive test infrastructure and test cases across all OpenSTA modules
2026-02-27 12:59:25 +09:00
verilog_bus_partselect.ok
test: Fix post-merge build errors and regolden .ok files
2026-03-11 17:11:08 +09:00
verilog_bus_partselect.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_bus_partselect.v
test: Initial upload
2026-02-13 19:19:09 +09:00
verilog_bus_ps_basic.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_bus_ps_modified.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_bus_ps_pwr.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_bus_ps_remove.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_bus_ps_roundtrip2.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_bus_test.v
test: Add comprehensive test infrastructure and test cases across all OpenSTA modules
2026-02-27 12:59:25 +09:00
verilog_bus.ok
test: Fix test failures after master merge
2026-03-11 10:16:27 +09:00
verilog_bus.tcl
test: Add comprehensive test infrastructure and test cases across all OpenSTA modules
2026-02-27 12:59:25 +09:00
verilog_complex_bus_out.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_complex_bus_test.v
test: Initial upload
2026-02-13 19:19:09 +09:00
verilog_complex_bus.ok
test: Fix post-merge build errors and regolden .ok files
2026-03-11 17:11:08 +09:00
verilog_complex_bus.tcl
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_const_concat.ok
test: Fix post-merge build errors and regolden .ok files
2026-03-11 17:11:08 +09:00
verilog_const_concat.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_const_concat.v
test: Initial upload
2026-02-13 19:19:09 +09:00
verilog_coverage_out.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_coverage_test.v
test: Initial upload
2026-02-13 19:19:09 +09:00
verilog_coverage.ok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_coverage.tcl
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_error_paths.ok
test: Fix post-merge build errors and regolden .ok files
2026-03-11 17:11:08 +09:00
verilog_error_paths.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_error_paths.v
test: Initial upload
2026-02-13 19:19:09 +09:00
verilog_escaped_bus_pwr.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_escaped_bus.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_escaped_write_bus.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_escaped_write_bus.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_escaped_write_complex.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_escaped_write_complex.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_escaped_write_const.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_escaped_write_const.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_escaped_write_hier.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_escaped_write_hier.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_escaped_write_supply.ok
test: Remove empty-body assertions and fix test issues from review feedback
2026-02-22 18:52:36 +09:00
verilog_escaped_write_supply.tcl
test: strengthen liberty and verilog test assertions
2026-02-23 00:22:31 +09:00
verilog_example1_modified_pwr.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_example1_modified.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_gcd_basic.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_gcd_large_out.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_gcd_large_pwr.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_gcd_large_sort.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_gcd_large.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_gcd_large.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_gcd_pwr_remove.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_gcd_pwr.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_gcd_remove.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_gcd_roundtrip.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_gcd_sort.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_gcd_writer.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_gcd_writer.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_hier_basic.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_hier_pwr.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_hier_write.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_hier_write.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_multimodule_write.ok
Merge upstream STA update and adapt all tests to new API
2026-02-23 23:05:29 +09:00
verilog_multimodule_write.tcl
test: Improve test assertions and stabilize multimodule write test
2026-02-22 19:25:58 +09:00
verilog_preproc_param.ok
test: Fix post-merge build errors and regolden .ok files
2026-03-11 17:11:08 +09:00
verilog_preproc_param.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_preproc_param.v
test: Initial upload
2026-02-13 19:19:09 +09:00
verilog_read_asap7.ok
Update golden files for upstream bias_pins feature
2026-04-02 12:42:08 +09:00
verilog_read_asap7.tcl
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_remove_basic.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_both.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_buf.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_cells_basic.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_basic.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_complex.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_complex.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_hier.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_hier.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_multigate.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_multigate.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_reread.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_reread.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_supply.ok
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_cells_supply.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_remove_complex_buf.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_complex_dff.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_dff.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_empty.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_hier_and.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_hier_buf.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_md_and.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_md_basic.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_md_gates.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_md_inv.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_pwr.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_supply_buf.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_remove_supply_pwr.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_roundtrip.ok
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_roundtrip.tcl
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_roundtrip.vok
test: Initial upload
2026-02-13 19:19:09 +09:00
verilog_specify.ok
Merge upstream STA update and adapt all tests to new API
2026-02-23 23:05:29 +09:00
verilog_specify.tcl
test: strengthen liberty and verilog test assertions
2026-02-23 00:22:31 +09:00
verilog_supply_tristate.ok
test: Fix post-merge build errors and regolden .ok files
2026-03-11 17:11:08 +09:00
verilog_supply_tristate.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_supply_tristate.v
test: Initial upload
2026-02-13 19:19:09 +09:00
verilog_test1_basic.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_test1_pwr.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_test1.v
test: Initial upload
2026-02-13 19:19:09 +09:00
verilog_write_asap7_pwr.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_asap7_remove.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_asap7.ok
Merge upstream STA update and adapt all tests to new API
2026-02-23 23:05:29 +09:00
verilog_write_asap7.tcl
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_asap7.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_assign_types.ok
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_write_assign_types.tcl
test: strengthen liberty and verilog test assertions
2026-02-23 00:22:31 +09:00
verilog_write_bus_types.ok
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_write_bus_types.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_write_complex_bus_types.ok
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_write_complex_bus_types.tcl
test: harden module Tcl coverage tests
2026-02-24 14:08:56 +09:00
verilog_write_nangate_out1.vok
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_write_nangate_out2.vok
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_write_nangate.ok
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_write_nangate.tcl
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_write_options_out1.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_options_out2.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_options_out3.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_options_out4.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_options_out5.vok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_options.ok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_options.tcl
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_write_sky130.ok
test: Apply review feedback - part1
2026-02-19 23:30:23 +09:00
verilog_write_sky130.tcl
test: strengthen liberty and verilog test assertions
2026-02-23 00:22:31 +09:00
verilog_writer_asap7.ok
Merge upstream STA update and adapt all tests to new API
2026-02-23 23:05:29 +09:00
verilog_writer_asap7.tcl
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_writer_modify.ok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_writer_modify.tcl
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_writer_nangate.ok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_writer_nangate.tcl
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_writer_sky130.ok
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00
verilog_writer_sky130.tcl
test: strengthen assertions, add sorted SDC diff, and clean up tests
2026-02-23 11:50:23 +09:00