OpenSTA/verilog/test/verilog_escaped_write_suppl...

2 lines
45 B
Plaintext

--- Test 5: write supply/tristate design ---