OpenSTA/verilog/test/verilog_escaped_write_const.ok

4 lines
88 B
Plaintext

--- Test 6: write constant design ---
const roundtrip cells: 8
const roundtrip nets: 14