OpenSTA/verilog/test/verilog_roundtrip.ok

2 lines
22 B
Plaintext