Jacob Walker
|
7fe5ed5c41
|
edge routing
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
09f9c4cc20
|
some rom bank cleanup
|
2023-03-30 11:30:50 -07:00 |
|
mrg
|
56e14113aa
|
Change rom_base_bank name and top pin names
|
2023-03-30 11:30:50 -07:00 |
|
mrg
|
d2b5be0130
|
Add exclude tests for ROMs
|
2023-03-30 11:30:50 -07:00 |
|
mrg
|
fe65a20431
|
Rename ROM unit tests.
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
eec0f02bb8
|
skip test file
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
b50ec272da
|
updated top level rom unit tests
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
41f0b9a412
|
rom compiler top level
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
2d5199961d
|
revert changes to pinvbuf
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
382c91f342
|
precharge array test passing sky130
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
92251fe61e
|
more code cleaning
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
90cf382a43
|
removed hardcoded DRC rule
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
0cb4459b4b
|
changed ROM test data path
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
af0209ec96
|
passing code style
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
79efff9ca6
|
code cleanup and updated copyright
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
bbf2cd2913
|
Changes for test generation and simulation
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
89c7d50bd1
|
added row of nmos to end of array for precharge
|
2023-03-30 11:30:50 -07:00 |
|
SWalker
|
f847721500
|
changes to control logic, invert polarity of precharge
|
2023-03-30 11:30:50 -07:00 |
|
SWalker
|
9cefe5da7c
|
added unrouted output buffers
|
2023-03-30 11:30:50 -07:00 |
|
SWalker
|
764601a721
|
added binning to precharge pmos
|
2023-03-30 11:30:50 -07:00 |
|
Jesse Cirimelli-Low
|
6981cfa58b
|
add example of writing out simulation netlist
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
736bd51fe1
|
add top level pins for sim
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
81bf2d7ae7
|
fixed decode lvs
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
16df8e0e43
|
fixing decoder lvs
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
559300e5cc
|
taps in main array and decoder
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
f7aed247fd
|
column control and address precharge
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
ce8197d206
|
pitch match decoder and array
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
e697efa5f6
|
fixed base array lvs
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
b2631b60ff
|
updated imports to match upstream dev openram
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
63925bd48e
|
Decoder array and start of rom bank
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
bc8d564dbf
|
array with poly straps passing drc/lvs
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
aea3c0ad01
|
passing drc/lvs on 4x4 rom array
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
a3e271f6fb
|
reoriented cell and added tap cell
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
7309af7e29
|
base and dummy array alignment in sky130
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
d7ac26a053
|
array generation and bitline routing with array module
|
2023-03-30 11:30:50 -07:00 |
|
Jacob Walker
|
4db5c3be26
|
basic nmos array, for nand rom
|
2023-03-30 11:30:50 -07:00 |
|
Eren Dogan
|
6eebef8c72
|
Fix typo in Makefile
|
2023-03-16 14:40:24 -07:00 |
|
mrg
|
8ea100b52e
|
Split pbitcell tests to fix factory.reset() bug.
|
2023-03-14 08:50:00 -07:00 |
|
Eren Dogan
|
16490e9928
|
Merge branch 'conda' into dev
|
2023-03-13 16:10:35 -07:00 |
|
Eren Dogan
|
650b6e513c
|
Remove the hack used for unit tests running on docker
|
2023-03-10 16:35:22 -08:00 |
|
mrg
|
c9bf3c1261
|
Remove factory.reset from all unit tests as we no longer use regress.py.
|
2023-03-10 10:44:54 -08:00 |
|
mrg
|
5c173551ec
|
Remove regress.py and skip_tests for Makefile option instead.
|
2023-03-02 12:44:52 -08:00 |
|
mrg
|
1f3bdd598a
|
Add scn4m_subm global array test to skip test until issue is fixed.
|
2023-03-01 14:23:31 -08:00 |
|
mrg
|
49dbbb33bc
|
Add skip tests until inverters added to sense amps.
|
2023-03-01 14:15:07 -08:00 |
|
mrg
|
58f1b55e08
|
Over-ride build_graph in row/col caps to remove incorrect graph error.
|
2023-03-01 09:25:56 -08:00 |
|
samuelkcrow
|
e90964fbda
|
update copyright
|
2023-02-21 14:04:31 -08:00 |
|
samuelkcrow
|
ad4b4f66dc
|
use capped array to create banks
|
2023-02-21 09:58:46 -08:00 |
|
samuelkcrow
|
3a8e29ce77
|
Merge remote-tracking branch 'origin/dev' into no_rbl
|
2023-02-20 22:11:02 -08:00 |
|
samuelkcrow
|
52dcd81a08
|
use left_rbl instead of rbl to calculate replica column mirroring (column offset)
|
2023-02-20 17:28:24 -08:00 |
|
Eren Dogan
|
b37711e643
|
Merge branch 'dev' into deploy_pip
|
2023-02-20 14:08:20 -08:00 |
|