Add skip tests until inverters added to sense amps. · 49dbbb33bc - OpenRAM - Gitea: Git with a cup of tea

luke/OpenRAM

mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00

Add skip tests until inverters added to sense amps.

This commit is contained in:

mrg

2023-03-01 14:15:07 -08:00

parent 1db9881ce7

commit 49dbbb33bc

2 changed files with 2 additions and 0 deletions

compiler/tests/skip_tests_freepdk45.txt

+1

View File

				`@@ -0,0 +1 @@`
				`21_xyce_delay_test.py`

compiler/tests/skip_tests_scn4m_subm.txt

+1

View File

				`@@ -0,0 +1 @@`
				`21_xyce_delay_test.py`