mirror of https://github.com/VLSIDA/OpenRAM.git
Add skip tests until inverters added to sense amps.
This commit is contained in:
parent
1db9881ce7
commit
49dbbb33bc
|
|
@ -0,0 +1 @@
|
|||
21_xyce_delay_test.py
|
||||
|
|
@ -0,0 +1 @@
|
|||
21_xyce_delay_test.py
|
||||
Loading…
Reference in New Issue