Fischer Moseley
|
ecfbdaa86b
|
cli: remove JSON loader, add test for instantiation generation
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
b31a655d58
|
tests: include building examples in test suite
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
3ba93efd2f
|
meta: expose Amaranth API via __all__
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
0d15abe4d1
|
ethernet: update __init__ away from config dict
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
0bdfd9a5f7
|
tests: fix mem_core_hw
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
165c6e46ca
|
tests: fix logic_analyzer_sim
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
a01b6981e2
|
tests: refactor to use Amaranth-native API
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
b20d7c7822
|
logic analyzer: move __init__ away from config dict
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
743f434652
|
meta: add boilerplate for Amaranth-native API
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
b87f8cbc48
|
meta: move to lib.io and lib.mem, enable bidirectional mem tests on xilinx
|
2024-07-17 18:51:05 -07:00 |
|
Fischer Moseley
|
753a3f9427
|
meta: finish moving simulations to new async API
|
2024-07-17 18:51:05 -07:00 |
|
Fischer Moseley
|
8fd943257c
|
sim: update testbenches to async API
|
2024-07-17 18:51:05 -07:00 |
|
Fischer Moseley
|
13bc196a34
|
rename Nexys A7 to Nexys 4 DDR
|
2024-05-12 10:35:18 -07:00 |
|
Fischer Moseley
|
bd452d94a4
|
put test outputs in build/
|
2024-03-06 16:40:54 -08:00 |
|
Fischer Moseley
|
71ec1174d1
|
add parameterized HW tests for all memory core modes
|
2024-03-06 14:53:27 -08:00 |
|
Fischer Moseley
|
d1a772784a
|
add environment.sh for tool paths and serial ports
|
2024-03-06 11:26:31 -08:00 |
|
Fischer Moseley
|
5d5a50042f
|
make model tracking automatic in memory core tests
|
2024-03-06 01:12:36 -08:00 |
|
Fischer Moseley
|
c1935bcb11
|
add random memory core tests
|
2024-03-05 23:59:42 -08:00 |
|
Fischer Moseley
|
fd22c9a9f4
|
finish memory core test class
|
2024-03-05 22:44:36 -08:00 |
|
Fischer Moseley
|
b00e4d0e60
|
revert wiring.Component instead of Elaboratable
|
2024-03-04 01:18:31 -08:00 |
|
Fischer Moseley
|
5531277c99
|
even more MemoryCore tests
|
2024-03-04 00:43:54 -08:00 |
|
Fischer Moseley
|
f83dc59b4e
|
add more MemoryCore tests
|
2024-03-04 00:17:36 -08:00 |
|
Fischer Moseley
|
08adbd8ede
|
switch to wiring.Component instead of Elaboratable
|
2024-03-03 19:10:06 -08:00 |
|
Fischer Moseley
|
be79ba28b5
|
define ABC for cores to inherit from
|
2024-03-03 18:53:08 -08:00 |
|
Fischer Moseley
|
b729deb144
|
hardcode device paths in hardware tests
|
2024-03-03 18:31:11 -08:00 |
|
Fischer Moseley
|
11022f474d
|
refactor Memory Core simulation into test class
|
2024-03-03 13:30:54 -08:00 |
|
Fischer Moseley
|
e2d52a6e2d
|
add simulate decorator
|
2024-03-03 02:14:12 -08:00 |
|
Fischer Moseley
|
2e2397013e
|
make mem_core_hw tests pass
|
2024-03-02 14:08:52 -08:00 |
|
Fischer Moseley
|
6438a55192
|
partially revert MemoryCore updates
|
2024-03-02 13:31:01 -08:00 |
|
Fischer Moseley
|
6aea5cc6e1
|
update MemoryCore references
|
2024-03-02 12:52:04 -08:00 |
|
Fischer Moseley
|
ab7d9105b1
|
add preliminary bidirectional memory core
|
2024-02-28 10:36:27 -08:00 |
|
Fischer Moseley
|
b0dcd269bc
|
add from_config to memory_core
|
2024-02-19 11:42:28 -08:00 |
|
Fischer Moseley
|
7ee51158d2
|
enforce consistent docstrings and underscores in logic analyzer core
|
2024-02-19 11:23:11 -08:00 |
|
Fischer Moseley
|
e2450ddbff
|
complete IO core refactor
|
2024-02-18 15:50:51 -08:00 |
|
Fischer Moseley
|
0c0f31be64
|
rewrite IO Core
|
2024-02-18 13:50:26 -08:00 |
|
Fischer Moseley
|
a75a6a3ccf
|
add first pass at ethernet
|
2024-01-28 21:54:46 -08:00 |
|
Fischer Moseley
|
ee4a79a4d4
|
refactor logic analyzer FSM to be sequential-only for better timing
|
2024-01-21 23:45:14 -08:00 |
|
Fischer Moseley
|
ab0909d06b
|
refactor logic analyzer to use enums, add incremental + immediate trigger modes
|
2024-01-20 21:59:42 -08:00 |
|
Fischer Moseley
|
6e3fe8cb0e
|
add initial FSM tests
|
2024-01-20 15:25:04 -08:00 |
|
Fischer Moseley
|
a8b43849ec
|
remove trig_blk test - was not adding value
|
2024-01-15 12:33:59 -08:00 |
|
Fischer Moseley
|
edd00310c4
|
first pass at logic analyzer trigger block tests
|
2024-01-14 14:49:02 -08:00 |
|
Fischer Moseley
|
1528f569ef
|
update submodule usage, tidy logic analyzer config check
|
2024-01-14 12:51:52 -08:00 |
|
Fischer Moseley
|
487b11f155
|
complete refactor to InternalBus()
|
2024-01-07 22:35:15 -08:00 |
|
Fischer Moseley
|
a7625ce0a4
|
refactor uart into multiple files
|
2024-01-07 21:54:14 -08:00 |
|
Fischer Moseley
|
7a6ab45b92
|
revert UART and InternalBus() refactor
|
2024-01-07 21:39:44 -08:00 |
|
Fischer Moseley
|
ee4a3026af
|
refactor to use common bus layout across all modules
|
2024-01-07 18:17:09 -08:00 |
fischerm
|
61d6479805
|
add docstrings
|
2024-01-07 15:13:35 -08:00 |
|
Fischer Moseley
|
4c48035201
|
track amaranth release, not main repo
|
2024-01-07 12:49:20 -08:00 |
|
Fischer Moseley
|
958ccadbd0
|
refactored logic analyzer working in sim
|
2024-01-05 21:43:53 -08:00 |
|
Fischer Moseley
|
a11605b2b7
|
refactor logic analyzer
|
2024-01-05 16:50:25 -08:00 |