|
|
||
|---|---|---|
| .github | ||
| doc | ||
| examples | ||
| src/manta | ||
| test | ||
| .gitignore | ||
| .pre-commit-config.yaml | ||
| LICENSE.txt | ||
| Makefile | ||
| README.md | ||
| environment.sh | ||
| mkdocs.yml | ||
| pyproject.toml | ||
README.md
Manta: A Configurable and Approachable Tool for FPGA Debugging and Rapid Prototyping
Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.
For more information check out the docs: https://fischermoseley.github.io/manta
