Fischer Moseley
|
ea6b3f73b9
|
add docstrings
|
2024-02-17 16:07:29 -08:00 |
|
Fischer Moseley
|
0e1bc30802
|
wrap docstrings at 80 chars
|
2024-02-17 15:18:57 -08:00 |
|
Fischer Moseley
|
68aeb1a4a8
|
add underscores for private objects
|
2024-02-17 15:04:50 -08:00 |
|
Fischer Moseley
|
8aedb8e968
|
add config check to ethernet interface
|
2024-02-17 14:09:29 -08:00 |
|
Fischer Moseley
|
1487cfe9a2
|
banish relative imports
|
2024-02-17 13:31:27 -08:00 |
|
Fischer Moseley
|
a1fddf555e
|
move init'ing UARTInterface from config to classmethod
|
2024-02-12 08:50:43 -08:00 |
|
Fischer Moseley
|
75a0fe46ff
|
fix PLL information in Ethernet docs
|
2024-02-10 01:13:11 -08:00 |
|
Fischer Moseley
|
5e642101ef
|
pass Ethernet config to LiteEth core generator
|
2024-02-10 00:48:53 -08:00 |
|
Fischer Moseley
|
63e912fb63
|
fix grammar and diagrams
|
2024-02-09 22:49:58 -08:00 |
|
Fischer Moseley
|
24ee956d6c
|
add liteeth wrapper
|
2024-02-09 18:58:02 -08:00 |
|
Fischer Moseley
|
a5afad6992
|
io core with ethernet working!
|
2024-02-04 14:29:39 -08:00 |
|
Fischer Moseley
|
a75a6a3ccf
|
add first pass at ethernet
|
2024-01-28 21:54:46 -08:00 |
|
Fischer Moseley
|
510bae6f38
|
add MATLAB fpga data capture to alternatives, thanks nathan
|
2024-01-22 00:03:54 -08:00 |
|
Fischer Moseley
|
ee4a79a4d4
|
refactor logic analyzer FSM to be sequential-only for better timing
|
2024-01-21 23:45:14 -08:00 |
|
Fischer Moseley
|
c177e3b5b5
|
update makefile to source venv again
|
2024-01-21 00:50:53 -08:00 |
|
Fischer Moseley
|
d075c04e2a
|
update makefile to not require python scripts on PATH
|
2024-01-21 00:47:14 -08:00 |
|
Fischer Moseley
|
b8de6339aa
|
adjust some ergonomics found while playtesting
|
2024-01-21 00:23:07 -08:00 |
|
Fischer Moseley
|
ab0909d06b
|
refactor logic analyzer to use enums, add incremental + immediate trigger modes
|
2024-01-20 21:59:42 -08:00 |
|
Fischer Moseley
|
6e3fe8cb0e
|
add initial FSM tests
|
2024-01-20 15:25:04 -08:00 |
|
Fischer Moseley
|
a8b43849ec
|
remove trig_blk test - was not adding value
|
2024-01-15 12:33:59 -08:00 |
|
Fischer Moseley
|
edd00310c4
|
first pass at logic analyzer trigger block tests
|
2024-01-14 14:49:02 -08:00 |
|
Fischer Moseley
|
1528f569ef
|
update submodule usage, tidy logic analyzer config check
|
2024-01-14 12:51:52 -08:00 |
|
Fischer Moseley
|
970499d137
|
remove ANSI escape codes, they don't work in command prompt
|
2024-01-13 15:52:06 -08:00 |
|
Fischer Moseley
|
2b95fea496
|
update docs, bump required python to 3.8
|
2024-01-13 15:05:45 -08:00 |
|
Fischer Moseley
|
4e44f7ac90
|
add version command to CLI
|
2024-01-11 10:40:12 -08:00 |
|
Fischer Moseley
|
c1c0330d86
|
fix bug in USB PID/VID reporting
|
2024-01-11 09:33:21 -08:00 |
|
Fischer Moseley
|
487b11f155
|
complete refactor to InternalBus()
|
2024-01-07 22:35:15 -08:00 |
|
Fischer Moseley
|
a7625ce0a4
|
refactor uart into multiple files
|
2024-01-07 21:54:14 -08:00 |
|
Fischer Moseley
|
7a6ab45b92
|
revert UART and InternalBus() refactor
|
2024-01-07 21:39:44 -08:00 |
|
Fischer Moseley
|
fbaf93b110
|
fix typo introduced during refactor
|
2024-01-07 18:54:33 -08:00 |
|
Fischer Moseley
|
ee4a3026af
|
refactor to use common bus layout across all modules
|
2024-01-07 18:17:09 -08:00 |
fischerm
|
61d6479805
|
add docstrings
|
2024-01-07 15:13:35 -08:00 |
|
Fischer Moseley
|
4c48035201
|
track amaranth release, not main repo
|
2024-01-07 12:49:20 -08:00 |
|
fischerm
|
7fc7ddc75c
|
fix bad comb assignment
|
2024-01-07 12:09:38 -08:00 |
|
Fischer Moseley
|
e2daf94f3f
|
remove unneeded diagram
|
2024-01-05 23:43:47 -08:00 |
|
Fischer Moseley
|
89f1dcde1c
|
convert diagrams to .drawio.svg format
|
2024-01-05 23:01:57 -08:00 |
|
Fischer Moseley
|
03a3ec6c9f
|
update logic analyzer capture method
|
2024-01-05 22:11:49 -08:00 |
|
Fischer Moseley
|
958ccadbd0
|
refactored logic analyzer working in sim
|
2024-01-05 21:43:53 -08:00 |
|
Fischer Moseley
|
a11605b2b7
|
refactor logic analyzer
|
2024-01-05 16:50:25 -08:00 |
|
Fischer Moseley
|
ee18e10ae1
|
add immediate capture mode to logic analyzer
|
2024-01-03 13:35:09 -07:00 |
|
Fischer Moseley
|
07ae9cc2e8
|
get playback module from class method
|
2023-12-31 20:07:47 -08:00 |
|
Fischer Moseley
|
d31aa2650e
|
switch playback to synchronous read ports, make things synthesizable
|
2023-12-28 21:46:44 -08:00 |
|
Fischer Moseley
|
90a5dba665
|
finish playback module pipelining
|
2023-12-28 19:20:06 -08:00 |
|
Fischer Moseley
|
9867e369cb
|
update playback module, needs pipelining
|
2023-12-28 17:57:21 -08:00 |
|
Fischer Moseley
|
17d2b8b1da
|
make self-hosted runner install into a venv
|
2023-12-28 15:41:01 -08:00 |
|
Fischer Moseley
|
ac3bbf46b2
|
testing self-hosted runner
|
2023-12-28 15:33:31 -08:00 |
|
Fischer Moseley
|
34f6a54330
|
fix integer bounds, move to self-hosted runner
|
2023-12-28 15:30:55 -08:00 |
|
Fischer Moseley
|
11ad9fb56a
|
move badges to same line
|
2023-12-28 14:33:45 -08:00 |
|
Fischer Moseley
|
0eddf12931
|
banish .DS_Store
|
2023-12-28 14:27:59 -08:00 |
|
Fischer Moseley
|
bc616fd3bf
|
inital source, imported from splat
|
2023-12-28 14:22:29 -08:00 |