AngeloJacobo
|
a1258e2eed
|
added back main wcfg file
|
2025-06-14 11:52:13 +08:00 |
|
AngeloJacobo
|
9c3249b8dd
|
log files are renamed with PASS_ for easier checking
|
2025-06-03 19:26:05 +08:00 |
|
AngeloJacobo
|
da4ffebe9b
|
update vivado sim log files
|
2025-05-25 09:03:28 +08:00 |
|
AngeloJacobo
|
e5bd0d74c3
|
use SIM_MODEL directive to use models during vivado simulation
|
2025-05-25 09:03:16 +08:00 |
|
AngeloJacobo
|
a33560122c
|
added icarus simulation scripts (PASSING!)
|
2025-05-24 17:35:39 +08:00 |
|
AngeloJacobo
|
cb5f78b057
|
modified vivado simulation files
|
2025-05-24 17:33:49 +08:00 |
|
AngeloJacobo
|
972506bb4b
|
moved verilog models to model/
|
2025-05-24 17:31:55 +08:00 |
|
AngeloJacobo
|
f0b4a15b7c
|
icarus verilog simulation now working!
|
2025-05-18 17:08:38 +08:00 |
|
AngeloJacobo
|
4be9a30ff8
|
added files needed for icarus simulation (not yet working)
|
2025-05-18 15:24:10 +08:00 |
|
AngeloJacobo
|
fe8563ed65
|
update all simulation log files
|
2025-05-12 11:05:36 +08:00 |
|
AngeloJacobo
|
9fd104b566
|
updated example demo bitstream files
|
2025-05-11 20:11:05 +08:00 |
|
AngeloJacobo
|
73431cdd82
|
added simulation for DLL Off (low frequency ddr3 clk)
|
2025-04-19 13:32:07 +08:00 |
|
AngeloJacobo
|
08ead41fd6
|
updated simulation
|
2025-04-19 10:07:51 +08:00 |
|
AngeloJacobo
|
d787c77116
|
pass simulation
|
2025-03-13 18:31:23 +08:00 |
|
AngeloJacobo
|
f10fc7d10b
|
vivado simulation files directory are now relative, can now run sim anywhere
|
2025-03-01 14:39:54 +08:00 |
|
AngeloJacobo
|
1db41ad9e1
|
add xdc for microblaze run, and minor fixes in params
|
2025-02-22 11:23:24 +08:00 |
|
AngeloJacobo
|
058da90bfc
|
changed SKIP_INTERNAL_TEST to BIST_MODE (0,1, or 2)
|
2025-02-09 09:45:30 +08:00 |
|
AngeloJacobo
|
016df010c7
|
added regression test shell scrip to simulate multiple corners
|
2025-01-30 19:16:11 +08:00 |
|
AngeloJacobo
|
760979db27
|
hardware runs on ddr3-1333! Now working on ddr3-1600
|
2025-01-19 17:15:40 +08:00 |
|
AngeloJacobo
|
339adfe8d6
|
added simulation and project demo with XADC
|
2025-01-12 14:55:43 +08:00 |
|
AngeloJacobo
|
fbb3b65aaf
|
added waveform for spd reader testbench
|
2025-01-02 13:02:05 +08:00 |
|
AngeloJacobo
|
7acaf34b44
|
added uart to display spd report
|
2024-12-29 20:41:17 +08:00 |
|
AngeloJacobo
|
75857a0af0
|
read bytes 0 to 63 of spd then store (sim passing)
|
2024-12-29 14:47:57 +08:00 |
|
AngeloJacobo
|
fbc4b5ff9a
|
added initial files for spd
|
2024-12-29 12:18:37 +08:00 |
|
AngeloJacobo
|
7367182640
|
dual rank enabled is now passing formal and simulation!
|
2024-12-20 18:56:21 +08:00 |
|
AngeloJacobo
|
4fdaace899
|
add dual-rank feature (PHY ongoing changes)
|
2024-12-02 11:28:21 +08:00 |
|
AngeloJacobo
|
e08612658b
|
self-refresh feature done, passing simulation and formal
|
2024-11-24 14:31:20 +08:00 |
|
AngeloJacobo
|
1078e2ffe0
|
Revert "add self-refresh option, passing Simulation, ongoing formal"
This reverts commit a5e2adf4a4.
|
2024-11-23 11:43:05 +08:00 |
|
AngeloJacobo
|
a5e2adf4a4
|
add self-refresh option, passing Simulation, ongoing formal
|
2024-11-17 20:47:14 +08:00 |
|
AngeloJacobo
|
c58a9d70e6
|
add self-refresh feature (untested)
|
2024-11-03 14:52:32 +08:00 |
|
AngeloJacobo
|
6f5eb49e79
|
add vivado batch sim script (just run run_batch.sh)
|
2024-07-28 17:39:21 +08:00 |
|
AngeloJacobo
|
55bb8be939
|
stb now goes low (instead of fixed high)
|
2024-07-28 17:37:15 +08:00 |
|
AngeloJacobo
|
a458a06de0
|
add test for ECC
|
2024-06-29 19:36:35 +08:00 |
|
AngeloJacobo
|
7d93717b72
|
add initial ECC, ECC_ENABLE = 2 working
|
2024-06-17 16:25:06 +08:00 |
|
AngeloJacobo
|
8fb24dd180
|
add copyright on headers
|
2024-06-09 12:01:30 +08:00 |
|
AngeloJacobo
|
91fc6d8ed6
|
moved axi-related files to separate folders
|
2024-06-03 17:36:19 +08:00 |
|
AngeloJacobo
|
66f0daf0e9
|
added AXI4 feature
|
2024-06-01 15:30:15 +08:00 |
|
Angelo Jacobo
|
e9633ddae7
|
fixed instantiation template
|
2024-05-05 13:27:51 +08:00 |
|
Angelo Jacobo
|
4491ddaa18
|
update waveform config
|
2024-04-28 16:22:30 +08:00 |
|
Angelo Jacobo
|
f70180b7c7
|
add calibration_state signal to monitor calibration
|
2024-04-28 16:22:11 +08:00 |
|
Angelo Jacobo
|
a14afa4c4b
|
zero all delays
|
2024-04-28 16:21:07 +08:00 |
|
Angelo Jacobo
|
926e167376
|
zero all delays
|
2024-04-28 16:20:39 +08:00 |
|
Angelo Jacobo
|
d959ecf8d2
|
make vivado waveform config more organized
|
2024-04-21 13:47:37 +08:00 |
|
Angelo Jacobo
|
d2f0fd046b
|
correct clock periods to ps
|
2024-04-20 12:26:39 +08:00 |
|
AngeloJacobo
|
2a926cfc91
|
moved ARTY-S7 project files
|
2023-11-26 14:04:15 +08:00 |
|
AngeloJacobo
|
8d20a6f4d0
|
moved wcfg file inside testbench
|
2023-11-26 13:53:43 +08:00 |
|
AngeloJacobo
|
ba98139c56
|
changed the extension of all simulation files to systemverilog
|
2023-11-26 13:53:02 +08:00 |
|
AngeloJacobo
|
dcb48b75d3
|
changed the extension of all simulation files to systemverilog
|
2023-11-26 13:51:30 +08:00 |
|
AngeloJacobo
|
b54000f5f0
|
fix instantiation
|
2023-11-18 13:41:39 +08:00 |
|
AngeloJacobo
|
b9b49d67ab
|
add xdc file used to test controller in Arty-S7
|
2023-11-09 14:16:46 +08:00 |