luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
4,646 Commits 5 Branches 63 Tags
ecd486e050b6243e747bd2e259b53ea768ddcce0
Commit Graph
4646 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Jacob Walker 92251fe61e more code cleaning 2023-03-30 11:30:50 -07:00
Jacob Walker 90cf382a43 removed hardcoded DRC rule 2023-03-30 11:30:50 -07:00
Jacob Walker 0cb4459b4b changed ROM test data path 2023-03-30 11:30:50 -07:00
Jacob Walker af0209ec96 passing code style 2023-03-30 11:30:50 -07:00
Jacob Walker 79efff9ca6 code cleanup and updated copyright 2023-03-30 11:30:50 -07:00
Jacob Walker ab955f0da8 removed data files 2023-03-30 11:30:50 -07:00
Jacob Walker bbf2cd2913 Changes for test generation and simulation 2023-03-30 11:30:50 -07:00
Jacob Walker 89c7d50bd1 added row of nmos to end of array for precharge 2023-03-30 11:30:50 -07:00
SWalker f847721500 changes to control logic, invert polarity of precharge 2023-03-30 11:30:50 -07:00
SWalker 9cefe5da7c added unrouted output buffers 2023-03-30 11:30:50 -07:00
SWalker 764601a721 added binning to precharge pmos 2023-03-30 11:30:50 -07:00
Jesse Cirimelli-Low 6981cfa58b add example of writing out simulation netlist 2023-03-30 11:30:50 -07:00
Jacob Walker a64361b9d1 testing data for rom tests 2023-03-30 11:30:50 -07:00
Jacob Walker 736bd51fe1 add top level pins for sim 2023-03-30 11:30:50 -07:00
Jacob Walker 81bf2d7ae7 fixed decode lvs 2023-03-30 11:30:50 -07:00
Jacob Walker 16df8e0e43 fixing decoder lvs 2023-03-30 11:30:50 -07:00
Jacob Walker 559300e5cc taps in main array and decoder 2023-03-30 11:30:50 -07:00
Jacob Walker f7aed247fd column control and address precharge 2023-03-30 11:30:50 -07:00
Jacob Walker ce8197d206 pitch match decoder and array 2023-03-30 11:30:50 -07:00
Jacob Walker e697efa5f6 fixed base array lvs 2023-03-30 11:30:50 -07:00
Jacob Walker b2631b60ff updated imports to match upstream dev openram 2023-03-30 11:30:50 -07:00
Jacob Walker 63925bd48e Decoder array and start of rom bank 2023-03-30 11:30:50 -07:00
Jacob Walker bc8d564dbf array with poly straps passing drc/lvs 2023-03-30 11:30:50 -07:00
Jacob Walker aea3c0ad01 passing drc/lvs on 4x4 rom array 2023-03-30 11:30:50 -07:00
Jacob Walker a3e271f6fb reoriented cell and added tap cell 2023-03-30 11:30:50 -07:00
Jacob Walker 7309af7e29 base and dummy array alignment in sky130 2023-03-30 11:30:50 -07:00
Jacob Walker d7ac26a053 array generation and bitline routing with array module 2023-03-30 11:30:50 -07:00
Jacob Walker 4db5c3be26 basic nmos array, for nand rom 2023-03-30 11:30:50 -07:00
Sam Crow 299512eba2 standardize array tests 2023-03-22 18:56:52 -07:00
vlsida-bot 20ca8e3b22 Bump version: 1.2.6 -> 1.2.7 v1.2.7 2023-03-16 23:46:12 +00:00
Eren Dogan f62ca94ad4 Cleanup debug.md 2023-03-16 15:20:26 -07:00
Eren Dogan c166a50f21 Update debugging documentation 2023-03-16 15:04:58 -07:00
Eren Dogan 6eebef8c72 Fix typo in Makefile 2023-03-16 14:40:24 -07:00
Eren Dogan c8b5b81bd8 Cleanup documentation 2023-03-16 14:10:22 -07:00
vlsida-bot 0fe8b3be17 Bump version: 1.2.5 -> 1.2.6 v1.2.6 2023-03-15 21:08:20 +00:00
Eren Dogan 9873b4cdf9 Fix Python version in documentation 2023-03-15 12:41:50 -07:00
Eren Dogan 4994e3ddde Move library documentation to its own page 2023-03-15 12:40:04 -07:00
Eren Dogan c0d9941985 Cleanup README 2023-03-14 21:38:35 -07:00
vlsida-bot 56b65da727 Bump version: 1.2.4 -> 1.2.5 v1.2.5 2023-03-14 18:30:42 +00:00
mrg 8ea100b52e Split pbitcell tests to fix factory.reset() bug. 2023-03-14 08:50:00 -07:00
Matt Guthaus 3d3dc6204b Merge pull request #181 from bovi/fix-doc-usage 
docs(usage): fix minor typo
 2023-03-14 08:13:21 -07:00
Eren Dogan 16490e9928 Merge branch 'conda' into dev 2023-03-13 16:10:35 -07:00
Eren Dogan 650b6e513c Remove the hack used for unit tests running on docker 2023-03-10 16:35:22 -08:00
mrg c9bf3c1261 Remove factory.reset from all unit tests as we no longer use regress.py. 2023-03-10 10:44:54 -08:00
Sam Crow e20f28580f support no rbls in local array 2023-03-09 14:44:05 -08:00
Sam Crow 710f0fbae5 update local/global tests for no rbls 2023-03-09 14:37:07 -08:00
Sam Crow 41344a980b change array modules to allow rbl=[0, 0] 2023-03-09 10:23:28 -08:00
Sam Crow 7abaf0463e create no rbl no dummy tests 2023-03-09 10:05:17 -08:00
Eren Dogan 22517b7921 Add badge for PyPI 2023-03-08 14:35:03 -08:00
vlsida-bot 4ec8733378 Bump version: 1.2.3 -> 1.2.4 v1.2.4 2023-03-06 22:45:57 +00:00