luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
18,011 Commits 146 Branches 67 Tags 50 MiB
Commit Graph

18011 Commits

Author SHA1 Message Date
AdvaySingh1 d84e56ecac Added naming for the new icg cells 2026-02-18 16:03:34 -08:00
AdvaySingh1 ee896b9eee Removed sorting of similar candidate_gates for unnessessary optimization 2026-02-18 09:08:25 -08:00
AdvaySingh1 6cb9fadded Removed downstream signals causing equiv_opt failures due to feedback loop 2026-02-17 16:22:59 -08:00
AdvaySingh1 90dbb91cae Changed min cone size 2026-02-17 16:22:05 -08:00
AdvaySingh1 2ab89e1146 Passing equiv_opt pass and speed boosts 2026-02-17 16:13:51 -08:00
AdvaySingh1 c8b6869e65 Removed optimizations from infer_ce.cc for profiling 2026-02-17 15:20:57 -08:00
AdvaySingh1 a8e4fccc56 Removed simulation and isValidGatingSignal function 2026-02-17 14:07:22 -08:00
AdvaySingh1 fa9e7a77d7 Removed normal clockgate pass options form sate_clockgate pass 2026-02-17 13:43:22 -08:00
AdvaySingh1 efcabb270f Added caching of simulation runs for speed 2026-02-17 13:38:32 -08:00
AdvaySingh1 dc4ca2c621 Added TODO for eliminating false paths 2026-02-17 12:42:20 -08:00
AdvaySingh1 499e83a549 Switched to using CE module. Mostly retaining SAT gates. Still needs speedup 2026-02-17 12:41:59 -08:00
AdvaySingh1 e755f6c42e Added initial simulation. Incorrect simulation -- changed the number of accedpted results as well as increasing runtime 2026-02-17 12:14:53 -08:00
AdvaySingh1 2212d85626 Changed configurations to match the OpenROAD project 2026-02-17 11:57:56 -08:00
AdvaySingh1 144db54c4e Changed to inverse hashing for more flexibility 2026-02-17 11:53:06 -08:00
AdvaySingh1 f0de3ae8de Initial sat_clockgate pass pre speed optimization 2026-02-17 11:19:18 -08:00
AdvaySingh1 cc6605f8e2 Added passing on the args into the clockgate pass so there's an icg cell for the mapping 2026-02-17 10:49:18 -08:00
AdvaySingh1 2ab34262ec Added profiling info before and after sat_clockgate pass 2026-02-17 09:23:32 -08:00
AdvaySingh1 3567960671 Changed hashing from string to pair with vector and bool 2026-02-13 17:01:58 -08:00
AdvaySingh1 91d8241a9a Revert "Added hashing for already seen paths. ODO: add profiling to see if this is effective" 
This reverts commit 56502440b3.
 2026-02-13 16:34:38 -08:00
AdvaySingh1 5ce8aada27 Added profiling for literal count 2026-02-13 16:34:15 -08:00
AdvaySingh1 3442bc3a85 Changed indexing to be based on the literal ID in EZSat and sorted to allow better hashing 2026-02-13 16:15:31 -08:00
AdvaySingh1 80fbdf7e6a Removed duplication of vectors and called clockgate pass post creating enable signals 2026-02-13 15:33:45 -08:00
AdvaySingh1 56502440b3 Added hashing for already seen paths. ODO: add profiling to see if this is effective 2026-02-13 15:32:54 -08:00
AdvaySingh1 fca02c94df Notes for TODOS 2026-02-12 17:04:50 -08:00
AdvaySingh1 feffbbe32c Added initial impl based on OpenROAD 2026-02-12 16:12:50 -08:00
AdvaySingh1 d7277fcb3a Added explanation for safe-gating vs exact-gating 2026-02-12 15:20:39 -08:00
AdvaySingh1 0396bf48d1 Added notes.txt 2026-02-12 14:28:37 -08:00
AdvaySingh1 e4734e6ca9 Added comments explaining the MUX network repair Idea to see if there's a combinational circuit out of the input values which can serve as the enable signal 2026-02-12 12:49:15 -08:00
AdvaySingh1 514c01efd2 Added prune expressions list TODO 2026-02-12 12:14:25 -08:00
AdvaySingh1 745f17a34e Changed input_set_is_enable_exact to XOR Mitter 2026-02-12 11:10:10 -08:00
AdvaySingh1 481e49954d Added notes for a fixed input_set_is_enable implementation 2026-02-11 17:05:13 -08:00
AdvaySingh1 532d1d45a8 Resolved adding SigBits from Q using static EXCLUDE_Q_FROM_ENABLE knob 2026-02-11 15:08:49 -08:00
AdvaySingh1 4ca4392e9b Simplied recursion in sat_clockgate pass 2026-02-11 14:56:46 -08:00
AdvaySingh1 19060eeee7 Added TODO for how to add the COI set 2026-02-11 14:40:32 -08:00
AdvaySingh1 143a860673 Added future TODOs 2026-02-11 14:39:47 -08:00
AdvaySingh1 da8febc3b7 Added to notes.txt 2026-02-11 14:22:26 -08:00
AdvaySingh1 d2300b2a9f Added nodes for the MITER 2026-02-11 14:19:29 -08:00
AdvaySingh1 dd3f2e370c Fixed naming for bfs_find_potential_enable_inputs 2026-02-11 12:31:13 -08:00
AdvaySingh1 5b384511f2 Added initial SatClockgateWorker 2026-02-11 11:02:15 -08:00
AdvaySingh1 9e544aa95c Added pseudocode for create_ce_logic 2026-02-11 11:01:49 -08:00
AdvaySingh1 b4cd82bacf Added initial printing of the clocks with dump_flipflops_to_file 2026-02-11 10:56:07 -08:00
AdvaySingh1 5aeb19fb66 Added initial version 1 pseudocode 2026-02-11 10:55:43 -08:00
AdvaySingh1 e4f69cba30 Initialized notes 2026-02-11 09:53:03 -08:00
AdvaySingh1 6ad01fa850 Added initial pass structure 2026-02-10 14:33:37 -08:00
AdvaySingh1 b53acb0ff0 Added pass in Makefile.inc 2026-02-10 14:33:17 -08:00
AdvaySingh1 b4ef420c3f Added inital SAT based clock gating file 2026-02-10 14:02:15 -08:00
Akash Levy f8a095e404
Merge pull request #105 from Silimate/negopt-fixes 
fixed edge cases in negopt passes, fixed cell naming inconsistencies
 2026-02-08 23:37:04 -08:00
Akash Levy ee46f498e1
Update negopt.cc 2026-02-07 17:54:16 -08:00
tondapusili 6bb43f109c fixed edge cases in negopt passes, fixed cell naming inconsistencies 2026-02-06 16:38:55 -08:00
Akash Levy dc1847f89a
Merge pull request #104 from Silimate/mux_push_implementation 
mux_push implementation
 2026-02-05 17:55:51 -08:00