Default Branch

f7b19774b7 · Merge pull request #5795 from YosysHQ/update_abc · Updated 2026-04-08 14:04:18 +02:00

Branches

6d2c445aeb · Release version 0.64 · Updated 2026-04-08 16:54:50 +02:00

0
1

86448c0001 · Merge pull request #5655 from YosysHQ/emil/dffsr-sr-priority-undef · Updated 2026-04-08 16:22:34 +02:00

0
17

6e273cb2bd · Rename csa_tree to arith_tree. · Updated 2026-04-08 12:14:02 +02:00

7
26

6d715784cd · read_xaiger2: further cleanup · Updated 2026-04-08 12:08:59 +02:00

7
2

9b9e334c79 · contributing: small responses to feedback · Updated 2026-04-07 18:59:06 +02:00

11
8

a41f55eba7 · Enable CSA for ORFS eval. · Updated 2026-04-02 15:17:39 +02:00

112
26

3d72a94509 · Merge pull request #5655 from YosysHQ/emil/dffsr-sr-priority-undef · Updated 2026-03-30 17:37:07 +02:00

22
17

dcb8cc1d98 · abc: remove -fast (again) · Updated 2026-03-30 16:22:10 +02:00

22
1

5e2989b44d · wip · Updated 2026-03-27 08:27:52 +01:00

112
55

c6923ed2a7 · ffmerge: initvals signorm compatibility fixup · Updated 2026-03-26 23:53:53 +01:00

964
52

13dc77a71c · genrtlil: even fastererer removeSignalFromCaseTree · Updated 2026-03-26 16:55:08 +01:00

26
2

a8485a2adf · Cleanup · Updated 2026-03-26 08:24:06 +01:00

112
54

1f024ca1ed · further cleanup · Updated 2026-03-24 14:12:11 +01:00

40
2

8a282b3c17 · Update test · Updated 2026-03-23 23:21:48 +01:00

28
3

0521ae8bf6 · libs/symfpu: tinyAfterRounding · Updated 2026-03-22 23:16:09 +01:00

201
28

12b443e71c · dfflibmap: consistent clk2fflogic usage in test · Updated 2026-03-19 19:48:25 +01:00

203
16

39491e8542 · synth: fix after abc -fast removal · Updated 2026-03-18 17:58:56 +01:00

66
1

5f4be8c0a8 · gowin: wire output clock enable ports to enable inputs, not constants · Updated 2026-03-11 20:38:52 +01:00

106
1

9a8d8886e1 · fixup! dfflibmap: refactor · Updated 2026-03-03 17:24:34 +01:00

203
12

d2d97433b6 · opt_clean: refactor · Updated 2026-02-27 14:17:58 +01:00

253
50