Fischer Moseley
|
d95ca04dd5
|
move macro functions to tasks, update to
|
2023-09-02 11:39:16 -04:00 |
|
Fischer Moseley
|
6e9ca36559
|
add test case for back to back messages
|
2023-09-02 11:39:16 -04:00 |
|
Fischer Moseley
|
0c942fcb59
|
finish cleaning up bridge_rx_tb
|
2023-09-02 11:39:16 -04:00 |
|
Fischer Moseley
|
25b2ff0dd0
|
add first round of tweaks to bridge_rx_tb
|
2023-09-02 11:39:16 -04:00 |
|
Fischer Moseley
|
1a536080f1
|
rewrite bridge_rx and add basic formal
|
2023-09-02 11:39:16 -04:00 |
|
Fischer Moseley
|
9771d80fd1
|
replace logic nettype with reg
|
2023-09-02 11:39:16 -04:00 |
|
Fischer Moseley
|
38f7ee86fa
|
add uart_rx and refactor uart_tx and bridge_tx
|
2023-09-02 11:39:16 -04:00 |
|
Fischer Moseley
|
d67ac9c799
|
add thesis pdf
|
2023-07-06 22:28:49 -07:00 |
|
Fischer Moseley
|
df2dbf4ec6
|
update makefile to reflect new paths
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
f5caca613a
|
simplify uart/ether APIs, improve lazy loading
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
ab58af0bfc
|
add video_sprite_ether example
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
cef5e9318b
|
flip i and j, and see the light
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
15aa5f469f
|
add ethernet_tx_tb
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
2c461ed08d
|
add working ethernet_tx testbench
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
9c5ea31d14
|
enforce consistent naming of lut_mem module
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
54b97fd120
|
add working ethernet verilog autogeneration woot woot :)
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
1d2171faad
|
update pyproject.toml to get verilog files from all subdirs
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
2013e74f0f
|
update help message with consistent version number
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
b3d402c1f5
|
refactor python/hdl structure
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
7f9012b542
|
tidy examples
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
7cd8a2cfa5
|
tidy up mac stack
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
6210e3cc39
|
add working python api for ethernet tx/rx
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
8e139bba3a
|
add working l2 mac in hardware - need to fix ethertype to get scapy to play nice
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
c507f795f1
|
add ethernet_tx/rx, semi-working in hardware
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
0bb3f9c74a
|
clean up mac_tx, working in simulation
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
64a582c786
|
add working mac tx
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
dab6e3f272
|
add working mac testbench - also found a problem in VCD logging
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
cfddb67652
|
add warnings for unrecognized parameters in configuration
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
28f40f2b7b
|
add working l2 send in hardware
|
2023-04-28 14:57:36 -04:00 |
|
Fischer Moseley
|
a2d14116de
|
add trigger_mode register to logic analyzer core
|
2023-04-18 23:14:41 -04:00 |
|
Fischer Moseley
|
6869ae631e
|
docs hotfix during beta testing
|
2023-04-18 17:28:01 -04:00 |
|
Fischer Moseley
|
0268572779
|
update tutorial_1
|
2023-04-18 13:55:40 -04:00 |
|
Fischer Moseley
|
af5d3a9b4b
|
initial commit tutorial 2
|
2023-04-18 12:42:39 -04:00 |
|
Fischer Moseley
|
c1894dac73
|
add signal to vcd export to signal when triggered
|
2023-04-18 01:22:01 -04:00 |
|
Fischer Moseley
|
357b7eed94
|
refactor logic analyzer a little, add ps2_decoder example, and implement trigger_loc
|
2023-04-18 01:06:39 -04:00 |
|
Fischer Moseley
|
5172cab555
|
update todo
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
870d299c74
|
add docs and add trigger config for logic analyzer
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
3400ea63c8
|
squash data duplication bug
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
320638508d
|
unconfused myself, add manta as dependency to more parts of CI
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
07624d83ee
|
move back to iverilog 13 compatability
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
ca814df63e
|
forgot a semicolon in the makefile
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
925fd915be
|
update simulation syntax for iverilog 11 compat
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
1aa067b435
|
update logic_analyzer_tb to use only generated HDL
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
102bdee410
|
update makefile to match positional args from PATH'd binaries
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
f6f9096895
|
add batch read/write UART for speedo mode
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
9cc2357ea4
|
update command line positional args
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
7c1e4fc2c0
|
add logic analyzer playback module auto-generation
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
9d8836bda3
|
add prototype simulation replay
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
1c74d4a714
|
add running the logic analyzer to the python API
|
2023-04-17 18:14:31 -04:00 |
|
Fischer Moseley
|
7bec8b15c8
|
fix bug that removed stop requests
|
2023-04-17 18:14:31 -04:00 |