luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
18,393 Commits 135 Branches 68 Tags 56 MiB
Commit Graph

5629 Commits

Author SHA1 Message Date
Akash Levy 5c3fbd2d63 Merge branch 'main' into opt_addcin 2026-05-27 01:52:11 -07:00
Akash Levy 89717069fe Fixup 2026-05-27 01:51:54 -07:00
Akash Levy d3c5591647
Merge pull request #171 from Silimate/infer_icg 
infer_icg pass
 2026-05-27 01:06:40 -07:00
Akash Levy 7ea578a212
Merge pull request #170 from Silimate/ffnormpol 
ffnormpol pass
 2026-05-27 01:05:05 -07:00
Akash Levy 46a697e608
Merge pull request #169 from Silimate/opt_andor_pmux 
opt_andor_pmux pass
 2026-05-27 01:03:58 -07:00
Akash Levy e39395132d opt_addcin pass 2026-05-27 00:39:25 -07:00
Akash Levy 2bb10837d9 infer_icg pass 2026-05-27 00:14:51 -07:00
Akash Levy 9e73dd6d27 ffnormpol pass 2026-05-27 00:13:05 -07:00
Akash Levy 42d257e523 opt_andor_pmux pass 2026-05-27 00:11:54 -07:00
Akash Levy 5c3c342ea0 Fixup NEW_ID usage 2026-05-27 00:09:12 -07:00
Akash Levy 9ded74751c
Update passes/opt/opt.cc 
Co-authored-by: greptile-apps[bot] <165735046+greptile-apps[bot]@users.noreply.github.com>
 2026-05-26 06:38:27 -07:00
Akash Levy 9a225025d4 opt -max_iter 2026-05-26 06:23:40 -07:00
Akash Levy 6748b135aa Track icg cell name in clockgate 2026-05-20 22:00:20 -07:00
Akash Levy a5617f90ac Speed fix 2026-05-20 15:42:26 -07:00
Akash Levy 7eff462881 Make opt_prienc a bit faster 2026-05-20 13:33:19 -07:00
Akash Levy 2ba8a5cac6 opt parallel prefix and priority encoders 2026-05-20 12:14:50 -07:00
Akash Levy b4e94d9f13 modshr onehot pass 2026-05-20 01:25:28 -07:00
Akash Levy 242d87079a
Merge pull request #164 from Silimate/feat/chunk-parallel-sim 
Fix: don't log error when getting non-top cells in -bb mode
 2026-05-12 12:51:40 -07:00
Chia-Hsiang Chang 86358bf825 fix: don't log error when getting non-top cells in -bb mode 2026-05-12 10:01:42 -07:00
Akash Levy f9261661c2 Reduce max_bits for opt_boundary 2026-05-12 01:30:38 -07:00
Akash Levy 1cc35aa76d
Merge pull request #162 from Silimate/feat/chunk-parallel-sim 
[ENG-1969] Resim each instance independently
 2026-05-12 01:29:47 -07:00
Chia-Hsiang Chang 67373542ae fix: add guard to avoid crash on null-pointer dereference 2026-05-12 00:32:45 -07:00
Chia-Hsiang Chang 0dcfe5cd4b chore: add comments and log 2026-05-12 00:21:25 -07:00
Chia-Hsiang Chang eb83c40d24 fix: check the cell is a child node before skipping 2026-05-12 00:07:00 -07:00
Chia-Hsiang Chang 9e6d66d74e chore: log error when no scope found 2026-05-12 00:01:29 -07:00
Stan Lee 7537faa8cd add warning and calculate correct activity 2026-05-11 22:27:33 -07:00
Stan Lee 74dee77d9d rm sigmap 2026-05-11 18:42:57 -07:00
Stan Lee 517a174775
Update passes/techmap/clockgate.cc 
Co-authored-by: greptile-apps[bot] <165735046+greptile-apps[bot]@users.noreply.github.com>
 2026-05-11 18:41:18 -07:00
Chia-Hsiang Chang a00bb2b80b fix: don't recursively update children 2026-05-11 18:09:06 -07:00
Chia-Hsiang Chang 7b2e63ac5b refactor: style fix 2026-05-11 16:09:02 -07:00
Stan Lee 1be9a8985d bug fixes 2026-05-11 16:01:39 -07:00
Stan Lee 1b89bc7675 activity based clock gating 2026-05-11 10:55:53 -07:00
Chia-Hsiang Chang 57c3e484e3 feat: parallel resim with chunks and bb 2026-05-08 18:54:18 -07:00
Chia-Hsiang Chang a3d81a6d3f refactor 2026-05-06 18:27:57 -07:00
Chia-Hsiang Chang 8a5a7c6fe6 feat: each instance simulates independently 2026-05-06 17:26:42 -07:00
Akash Levy b9fa4f85ba Ignore DW in opt_hier/opt_boundary 2026-05-04 12:52:47 -07:00
Akash Levy ebf269bdf0 opt_boundary improvements and add to opt pass as option 2026-05-04 10:51:04 -07:00
Akash Levy 4b219f0ef6 Improvements 2026-05-01 22:50:43 -07:00
Akash Levy 7db8f29c04 opt_boundary 2026-05-01 19:57:00 -07:00
Stan Lee 386d3fc308 fix 2026-04-30 12:30:09 -07:00
Stan Lee 9d9ed4bfe3 flatten VCD/RTL scope hierarchy 2026-04-30 12:05:57 -07:00
Stan Lee f3c3eceedf bugfix 2026-04-30 10:47:23 -07:00
Stan Lee 6aab520cad simplify 2026-04-30 10:14:42 -07:00
Stan Lee 4600078f55 comments 2026-04-30 10:06:29 -07:00
Stan Lee f6e6b4afef better? 2026-04-29 17:23:58 -07:00
Stan Lee 21a2a1b4f8 splitcells was the issue? 2026-04-29 17:07:50 -07:00
Stan Lee 550d48c417 fix value conversion bug 2026-04-29 15:21:29 -07:00
Stan Lee 448ab2a4e7 undo 2026-04-29 11:30:04 -07:00
Stan Lee 3cd792d4d7 warn only on _reg 2026-04-29 11:24:46 -07:00
Stan Lee 325d9b0c0e edit naming 2026-04-24 17:14:42 -07:00