luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

chore: add comments and log

This commit is contained in:
Chia-Hsiang Chang 2026-05-12 00:21:25 -07:00
parent eb83c40d24
commit 0dcfe5cd4b
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/sat/sim.cc
View File

@ -1602,6 +1602,10 @@ struct SimWorker : SimShared
// Multi-root mode: instance_modules was resolved in execute() alongside instance_specs
if (!instance_modules.empty()) {
// In multi-root mode, each instance has its own clock pin and we drive every port_input
// from FST, so we can't honor user-supplied clock names here.
if (!clock.empty() || !clockn.empty())
log_warning("-clock/-clockn are ignored with -instance; clocks are driven directly from the FST sample stream.\n");
for (size_t i = 0; i < instance_modules.size(); i++) {
const std::string &iscope = instance_specs[i].second;
Module *m = instance_modules[i];