luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #164 from Silimate/feat/chunk-parallel-sim 

Fix: don't log error when getting non-top cells in -bb mode
This commit is contained in:
Akash Levy 2026-05-12 12:51:40 -07:00 committed by GitHub
parent f9261661c2 86358bf825
commit 242d87079a
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/sat/sim.cc
View File

@ -649,10 +649,11 @@ struct SimInstance
if (cell->type == ID($print))
return;
// If the cell is a blackbox child of an instance root module, skip it
// In -bb mode every hierarchical cell is a cut boundary. Its outputs were already sourced from the FST.
// Don't log error for these cells.
if (shared->blackbox_children) {
Module *mod = module->design->module(cell->type);
if (mod && shared->instance_root_modules.count(mod->name))
if (mod)
return;
}