Stefan Frederik
|
28cc187b56
|
when placing components with lock=true set in template attribute allow to move it to its final position like any other unlocked symbol. Code in place in verilog.awk to do bit unblasting in net-> port associations, but not enalbed it for now as icarus verilog does not handle some bus slices (for example if bus slice direction is different from declared bus direction)
|
2022-06-09 09:32:34 +02:00 |
|
Stefan Frederik
|
eff273dd08
|
fix in spice.awk: do not clobber user or device format generated .save lines (no ?n tag); add devices/device_param_probe.sym
|
2022-04-30 10:58:15 +02:00 |
|
Stefan Frederik
|
a2b0718a7a
|
added some symbols
|
2022-04-10 09:05:17 +02:00 |
|
Stefan Frederik
|
77be19bc6a
|
ind.sym artwork
|
2022-02-21 00:20:21 +01:00 |
|
Stefan Frederik
|
2e8bd72faf
|
reverted xcb since text quality is slightly better
|
2022-01-18 03:37:54 +01:00 |
|
Stefan Frederik
|
19398e8162
|
update window title/icon title when switching in tabbed interface
|
2022-01-10 03:00:33 +01:00 |
|
Stefan Frederik
|
756a7ba06d
|
swap s/d in verilog netlisting rule for enhancement load "rnmos4.sym" so it can be used as usually done with nmos devices (drain side up) .
|
2021-12-01 15:53:14 +01:00 |
|
Stefan Frederik
|
dcb37ef295
|
added devices/rnmos4.sym for enhancement load nmos gate simulation in verilog, updated test_mos_verilog.sch example
|
2021-12-01 14:25:27 +01:00 |
|
Stefan Frederik
|
39a27e856e
|
fix pcb_current_protection_embed.sch with up to date embedded symbols (previous had very old symbols with errors), fix pmos.sym (make pin names and verilog_format string consistent). All other schematics with embedded symbols updated with current library symbol. Some code in place for saving/restoring symbols in in-memory undo. This code is not compiled so does not affect xschem operation at all.
|
2021-11-25 04:00:01 +01:00 |
|
Stefan Frederik
|
7f9ee9fc2a
|
add "xschem check_symbols" and "xschem reload_symbols" for future checking of symbols that are newer wrt to schematic. set mtime of newly created schematic (that does not exist on disk) to current time. Add verilog attributes to devices/pmos4.sym
|
2021-11-21 12:28:36 +01:00 |
|
Stefan Frederik
|
0e91351e4a
|
fix depletion mos example
|
2021-11-21 01:18:12 +01:00 |
|
Stefan Frederik
|
64586f0c2d
|
depletion nmos transistor drawn with drain side low as this is the way it is used
|
2021-11-21 00:02:48 +01:00 |
|
Stefan Frederik
|
10114ec838
|
add missing braces in update recent file submenu, fix file selector improperly setting main window title, added logic/test_mos_verilog.sch depletion mode verilog example
|
2021-11-20 23:44:19 +01:00 |
|
Stefan Frederik
|
ebf0f0cf95
|
fixed simulation engine, no more bidirectional devices allowed
|
2021-10-30 03:12:06 +02:00 |
|
Stefan Frederik
|
0070498eb4
|
avoid printing "**** end_element" in spice netlist if current instance is skipped (no format or spice_ignore set); spice_probe_vdiff.sym will print .save v(n1) v(n2) instead of .save v(n1,n2) since this is how ngspice saves nodes (no differential voltage is saved)
|
2021-10-21 00:00:54 +02:00 |
|
Stefan Frederik
|
e8e56aa025
|
mux simulation operator: set "X" instead of "Z" if select not "0" or "1"
|
2021-09-27 10:56:23 +02:00 |
|
Stefan Frederik
|
f00b27d97d
|
interrupting xschem digital simulation with "Simulation->Forced stop tcl scripts" was leaving "tclstop" variable set, causing following simulation to produce erroneousr results. Any new sim resets the flag to 0.
|
2021-09-25 16:16:30 +02:00 |
|
Stefan Frederik
|
96c84c15f9
|
added conn_6x1.sym in devices
|
2021-09-25 01:49:42 +02:00 |
|
Stefan Frederik
|
975b1900dc
|
bus_connect_nolab.sym type set to "show_label" so it will be highlighted when net is highlighted, without needing to set "auto-highlight nets/pins".
|
2021-02-10 00:49:46 +01:00 |
|
Stefan Frederik
|
cea1069656
|
add "mux", "tristate" functions to logic expressions
|
2021-01-10 12:53:10 +01:00 |
|
Stefan Frederik
|
d64c8abb40
|
add -pg also in LDFLAGS if --profile is requested; add little more margin in ps page exports
|
2021-01-06 00:12:04 +01:00 |
|
Stefan Frederik
|
cc993bfe44
|
added in the menu the (undocumented) "propagate-highlight" function (propagate through conductive elements)
|
2021-01-02 20:33:34 +01:00 |
|
Stefan Frederik
|
1fe6508704
|
ngspice_probe type set from "probe" to "ngprobe" to avoid clashes
|
2021-01-02 19:44:01 +01:00 |
|
Stefan Frederik
|
3528634124
|
Add Shift-Delete command that selects all nets/labels/probes physically attached to current selected wire segment/label/pin/probe
|
2021-01-02 18:56:42 +01:00 |
|
Stefan Frederik
|
73045ec1cb
|
example schematic updated and improvements
|
2021-01-01 04:24:57 +01:00 |
|
Stefan Frederik
|
14ead18ea4
|
"propagate_to" attribute for pins renamed to "goto"
|
2020-12-30 21:26:58 +01:00 |
|
Stefan Frederik
|
880286bdb9
|
update examples and ngspice_get_value.sym (@descr attribute)
|
2020-12-28 23:18:13 +01:00 |
|
Stefan Frederik
|
c897f230ce
|
update label display in ngspice_get_value.sym
|
2020-12-28 20:42:44 +01:00 |
|
Stefan Frederik
|
b71199c5b8
|
added "xschem_simulator" sample example directory for trying logic propagation of probed nets
|
2020-12-26 19:26:33 +01:00 |
|
Stefan Frederik
|
1cfea4d1d3
|
svg_draw(): do not print unused layer stylesheets, error check when opening file for printing
|
2020-12-22 18:31:08 +01:00 |
|
Stefan Frederik
|
2e18119645
|
remove "m=1" in xyce spice netlists as xyce does not handle m param. Translate spice_probe ".save" to xyce ".print tran", handle different hierarchical expansion of voltage/current nodes in xyce for hierarchical ammeter/spice_probe probes
|
2020-12-17 18:26:46 +01:00 |
|
Stefan Frederik
|
eb2d143e77
|
more consistent get_tok_value() regarding escaping
|
2020-11-29 01:59:17 +01:00 |
|
Stefan Frederik
|
9c5739b0f2
|
allow tEDAx (flattened) netlisting of hierarchical schematics; added pcb/hierarchical_tedax example
|
2020-11-24 02:54:45 +01:00 |
Stefan Schippers
|
bf183f0d20
|
Option (default now) to export svg images using the svg <text> element. This makes generated SVGs much smaller and in most cases faster to render.
|
2020-11-18 18:29:14 +01:00 |
|
Stefan Schippers
|
292958e4a2
|
added res_ac.sym
|
2020-11-06 19:43:26 +01:00 |
|
Stefan Schippers
|
191b4d8ed3
|
added m parameter to npn.sym and pnp.sym, text attribute edit dialog box renamed from .t to .dialog so it will be always raised on top of xschem window
|
2020-11-06 19:29:09 +01:00 |
|
Stefan Schippers
|
d5ff835614
|
sqwsource: do not use tcleval, leave the simple expressions parsing to the simulator
|
2020-10-26 02:58:29 +01:00 |
|
Stefan Schippers
|
460ebe561d
|
sqwsource.sym: better labels, various fixes, comments and more debug messages in tcleval() stuff, some fixes (error checks) in "device_model" related model_name() function
|
2020-10-25 03:03:23 +01:00 |
|
Stefan Schippers
|
7e845db5df
|
exampels/poweramp.sch and examples/cmos_example.sch show how to use dynamuc ngspice simulation data backannotation, optimized fix of previous bbox bug
|
2020-10-20 19:48:59 +02:00 |
|
Stefan Schippers
|
3bbba8601f
|
added ngspiec_probe.sym and ngspice_get_value.sym that use a pull method to fetch values from ngspice .raw datafile, fixed a long standing bug that changed bounding boxes of symbols that were selected for a copy if they were copied and copy operation involved rotations of flips.
|
2020-10-20 12:44:10 +02:00 |
|
Stefan Schippers
|
72e45216c2
|
spice_probe_dynamic.sym added to devices, retrieves node voltages with a pull method, so always updated, "@@pin" syntax in translate(), same as in format string for netlisting,print hilight nodes (ctrl-alt-j) will print .save instructions if netlist mode set to spice
|
2020-10-20 01:05:40 +02:00 |
|
Stefan Schippers
|
c84d71b859
|
xschem setprop made way faster if "fast" argument is provided. Example "clear probes" launcher object in mos_power_ampli.sch.
|
2020-10-19 02:07:17 +02:00 |
|
Stefan Schippers
|
7360982d7c
|
removed some redundant calls in prepare_netlist_structs(), no full instance spatial rehash if adding a component, set template name initials for components in devices/ that do not map directly to spice elements to lowercase letters.
|
2020-10-18 23:58:40 +02:00 |
|
Stefan Schippers
|
8a45e319c9
|
if xschem is started with -n (netlist) load_schematic will not call tcl proc is_xschem_file to determine if sch or sym type, since command line option has higher priority. reverted back possibility in update_symbol() to have double quotes around name attribute (name="My strange name"). This has toooo many implications everywhere. name attribute must be wihout double quotes, xschem will strip them off if any.
|
2020-10-17 02:54:42 +02:00 |
|
Stefan Schippers
|
0f94bee28e
|
better text positioning (net_name) on some devices/ symbols
|
2020-10-17 01:07:18 +02:00 |
|
Stefan Schippers
|
35c2d0fa93
|
better node multiplicity detection in spice and verilog awk netlist post-processors (\?-?[0-9]+)
|
2020-10-16 00:13:39 +02:00 |
|
Stefan Schippers
|
e82f270f61
|
replaced @ character with ? for spice netlist node multiplicity tags, so translate() will not try to expand them, do not print erc warnings for "non electrical" symbols (architecture, package, port_attributes, use, etc), print_spice_element() result string will be forwarded to translate() if enclosed within tcleval(...), so all @vars will be expanded. translate() in turn will forward to tcl_hook() if necessary.
|
2020-10-14 23:15:05 +02:00 |
|
Stefan Schippers
|
5d26115bd2
|
refactored token.c, differentiate between windows and unix in absolute filename construction in xinit.c
|
2020-10-14 01:38:51 +02:00 |
|
Stefan Schippers
|
6f80fdbf76
|
fix once again an issue when working in symlinked directories and giving a relative .sch file path on cmdline; clean up print_spice_element(). JL to check if tclgetvar("env(PWD)") works on windows (xinit.c:1435)
|
2020-10-13 01:07:28 +02:00 |
|
Stefan Schippers
|
b006c82bad
|
slight resize in pin text size for better look. top frame in insert text dialog does not extend vertically.
|
2020-10-11 01:38:28 +02:00 |