luke
/
xschem
mirror of https://github.com/StefanSchippers/xschem.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix depletion mos example

This commit is contained in:
Stefan Frederik 2021-11-21 01:18:12 +01:00
parent 94934b8989
commit 0e91351e4a
2 changed files with 8 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
xschem_library/devices/nmos4_depl.sym
View File

@ -3,7 +3,7 @@ G {}
K {type=nmos
format="@spiceprefix@name @pinlist @model w=@w l=@l @extra m=@m"
template="name=M1 model=nmos w=5u l=0.18u del=0 m=1"
verilog_format="rnmos #@del @name ( @@d , @@s , @@g );"}
verilog_format="rnmos #@del @name ( @@s , @@d , @@d );"}
V {}
S {}
E {}
@ -20,14 +20,14 @@ L 4 15 0 20 0 {}
L 4 10 -5 15 0 {}
L 4 10 5 15 0 {}
B 4 5 -20 10 20 {}
B 5 17.5 27.5 22.5 32.5 {name=d dir=inout}
B 5 17.5 -32.5 22.5 -27.5 {name=d dir=inout}
B 5 -22.5 -2.5 -17.5 2.5 {name=g dir=in}
B 5 17.5 -32.5 22.5 -27.5 {name=s dir=inout}
B 5 17.5 27.5 22.5 32.5 {name=s dir=inout}
B 5 17.5 -2.5 22.5 2.5 {name=b dir=in}
T {@w\\/@l\\/@m} 12.5 -18.75 0 0 0.2 0.2 {}
T {@spiceprefix@name} 12.5 7.5 0 0 0.2 0.2 {}
T {D} 25 30 2 1 0.15 0.15 {}
T {@#0:net_name} 25 42.5 2 1 0.15 0.15 {layer=15}
T {@#2:net_name} 25 -32.5 2 1 0.15 0.15 {layer=15}
T {D} 25 -30 0 0 0.15 0.15 {}
T {@#0:net_name} 25 -42.5 0 0 0.15 0.15 {layer=15}
T {@#2:net_name} 25 32.5 0 0 0.15 0.15 {layer=15}
T {@#1:net_name} -25 -12.5 0 1 0.15 0.15 {layer=15}
T {@#3:net_name} 25 0.625 0 0 0.15 0.15 {layer=15}

12
xschem_library/logic/test_mos_verilog.sch
View File

@ -4,14 +4,6 @@ K {}
V {}
S {}
E {}
L 4 530 -350 920 -350 {}
L 4 530 -360 530 -350 {}
L 4 510 -350 530 -360 {}
L 4 510 -350 530 -340 {}
L 4 530 -350 530 -340 {}
T {Drain terminal of depletion
load must be on the output
signal and NOT on supply net.} 610 -430 0 0 0.4 0.4 {}
T {Set netlist mode to 'verilog netlist'
(Options menu), then press 'Netlist'
and 'Simulate' button.
@ -20,8 +12,6 @@ Configure the verilog simulator in
Simulation-> Configure simulators and tools'
menu.} 700 -240 0 0 0.4 0.4 {}
T {Trivial Depletion NMOS inverter simulation in verilog} 140 -670 0 0 0.7 0.7 {}
N 450 -430 450 -380 { lab=VDD}
N 450 -430 490 -430 { lab=VDD}
N 490 -470 490 -410 { lab=VDD}
N 490 -380 550 -380 { lab=GND}
N 490 -220 550 -220 { lab=GND}
@ -29,6 +19,8 @@ N 490 -350 490 -250 { lab=OUT}
N 490 -190 490 -150 { lab=GND}
N 390 -220 450 -220 { lab=IN}
N 490 -300 610 -300 { lab=OUT}
N 450 -380 450 -340 { lab=OUT}
N 450 -340 490 -340 { lab=OUT}
C {nmos4.sym} 470 -220 0 0 {name=M1 model=nmos w=5u l=0.18u m=1}
C {nmos4_depl.sym} 470 -380 0 0 {name=M3 model=nmos w=5u l=0.18u m=1}
C {gnd.sym} 550 -380 0 0 {name=l1 lab=GND}