sv2v/sv2v.cabal

137 lines
3.2 KiB
Plaintext
Raw Normal View History

2020-06-06 05:12:45 +02:00
cabal-version: 2.4
name: sv2v
2024-05-07 04:21:47 +02:00
version: 0.0.12
synopsis: SystemVerilog to Verilog conversion
description:
A tool for coverting SystemVerilog to Verilog. Originally forked from the
Verilog parser found at https://github.com/tomahawkins/verilog
category: Language, Hardware, Embedded, Development
author: Zachary Snow <zach@zachjs.com>, Tom Hawkins <tomahawkins@gmail.com>
maintainer: Zachary Snow <zach@zachjs.com>
2020-06-06 05:12:45 +02:00
license: BSD-3-Clause
license-file: LICENSE
2019-12-22 20:43:01 +01:00
license-files: NOTICE
homepage: https://github.com/zachjs/sv2v
2021-07-31 20:27:20 +02:00
extra-doc-files:
README.md
CHANGELOG.md
executable sv2v
default-language: Haskell2010
main-is: sv2v.hs
hs-source-dirs: src
build-tool-depends:
, alex:alex >= 3.2 && < 4
, happy:happy >= 1.19 && < 2
2019-02-08 07:09:10 +01:00
build-depends:
2020-06-06 05:12:45 +02:00
, array
, base
, cmdargs
, containers
, directory
, filepath
2020-09-26 23:46:25 +02:00
, githash
2020-06-06 05:12:45 +02:00
, hashable
, mtl
2020-12-10 21:33:06 +01:00
, vector
2019-02-08 07:09:10 +01:00
other-modules:
-- SystemVerilog modules
2019-02-08 22:51:32 +01:00
Language.SystemVerilog
Language.SystemVerilog.AST
Language.SystemVerilog.AST.Attr
Language.SystemVerilog.AST.Decl
Language.SystemVerilog.AST.Description
Language.SystemVerilog.AST.Expr
Language.SystemVerilog.AST.GenItem
Language.SystemVerilog.AST.LHS
Language.SystemVerilog.AST.ModuleItem
Language.SystemVerilog.AST.Number
Language.SystemVerilog.AST.Op
Language.SystemVerilog.AST.ShowHelp
Language.SystemVerilog.AST.Stmt
Language.SystemVerilog.AST.Type
2019-02-08 07:09:10 +01:00
Language.SystemVerilog.Parser
2019-10-12 01:32:10 +02:00
Language.SystemVerilog.Parser.Keywords
2019-02-08 22:51:32 +01:00
Language.SystemVerilog.Parser.Lex
Language.SystemVerilog.Parser.Parse
Language.SystemVerilog.Parser.ParseDecl
2020-02-07 05:27:51 +01:00
Language.SystemVerilog.Parser.Preprocess
2019-02-08 22:51:32 +01:00
Language.SystemVerilog.Parser.Tokens
-- Conversion modules
Convert
Convert.AlwaysKW
Convert.AsgnOp
Convert.Assertion
Convert.BlockDecl
Convert.Cast
Convert.DimensionQuery
2022-03-11 11:32:54 +01:00
Convert.DoWhile
2020-02-24 04:30:17 +01:00
Convert.DuplicateGenvar
Convert.EmptyArgs
2019-03-01 04:44:31 +01:00
Convert.Enum
Convert.EventEdge
2022-03-12 23:57:17 +01:00
Convert.ExprAsgn
Convert.ExprUtils
Convert.ForAsgn
2019-09-15 21:49:21 +02:00
Convert.Foreach
Convert.FuncRet
Convert.FuncRoutine
Convert.GenvarName
Convert.HierConst
Convert.ImplicitNet
Convert.Inside
2019-03-07 02:30:47 +01:00
Convert.Interface
Convert.IntTypes
Convert.Jump
Convert.KWArgs
Convert.Logic
2019-09-15 19:55:40 +02:00
Convert.LogOp
Convert.MultiplePacked
Convert.NamedBlock
2019-04-24 02:22:03 +02:00
Convert.Package
Convert.ParamNoDefault
2019-09-11 09:27:18 +02:00
Convert.ParamType
Convert.PortDecl
Convert.RemoveComments
Convert.ResolveBindings
Convert.Scoper
Convert.Simplify
2019-09-04 05:36:29 +02:00
Convert.Stream
Convert.StringParam
Convert.StringType
Convert.Struct
Convert.StructConst
2020-05-06 01:32:37 +02:00
Convert.TFBlock
Convert.Traverse
Convert.Typedef
Convert.TypeOf
Convert.UnbasedUnsized
Convert.Unique
Convert.UnnamedGenBlock
Convert.UnpackedArray
Convert.Unsigned
Convert.Wildcard
-- sv2v CLI modules
Job
Paths_sv2v
autogen-modules:
Paths_sv2v
2023-11-04 18:38:15 +01:00
default-extensions:
PatternSynonyms
TupleSections
ghc-options:
-O3
-threaded
-rtsopts
"-with-rtsopts=-N -A32m"
-funbox-strict-fields
-Wall
2024-04-14 22:19:22 +02:00
-Wno-incomplete-uni-patterns
source-repository head
type: git
location: git://github.com/zachjs/sv2v.git