mirror of https://github.com/zachjs/sv2v.git
updated build procedure
This commit is contained in:
parent
fb8f088bad
commit
0f2638075b
|
|
@ -1,2 +1,3 @@
|
|||
*.swp
|
||||
dist/
|
||||
bin/
|
||||
|
|
|
|||
5
Makefile
5
Makefile
|
|
@ -9,8 +9,11 @@ Language/SystemVerilog/Parser/Parse.hs: Language/SystemVerilog/Parser/Parse.y
|
|||
happy -agc Language/SystemVerilog/Parser/Parse.y -o Language/SystemVerilog/Parser/Parse.hs
|
||||
|
||||
sv2v: Language/SystemVerilog/Parser/Lex.hs Language/SystemVerilog/Parser/Parse.hs
|
||||
cabal install
|
||||
cabal build
|
||||
mkdir -p bin
|
||||
cp dist/build/sv2v/sv2v bin/sv2v
|
||||
|
||||
clean:
|
||||
rm -rfy bin/sv2v
|
||||
rm -f Language/SystemVerilog/Parser/Lex.hs
|
||||
rm -f Language/SystemVerilog/Parser/Parse.hs
|
||||
|
|
|
|||
|
|
@ -49,7 +49,14 @@ executable sv2v
|
|||
array,
|
||||
base
|
||||
other-modules:
|
||||
Data.BitVec
|
||||
Language.SystemVerilog
|
||||
Language.SystemVerilog.AST
|
||||
Language.SystemVerilog.Parser
|
||||
Language.SystemVerilog.Parser.Lex
|
||||
Language.SystemVerilog.Parser.Parse
|
||||
Language.SystemVerilog.Parser.Preprocess
|
||||
Language.SystemVerilog.Parser.Tokens
|
||||
ghc-options:
|
||||
-O3
|
||||
-threaded
|
||||
|
|
|
|||
Loading…
Reference in New Issue