2020-06-06 05:12:45 +02:00
|
|
|
cabal-version: 2.4
|
|
|
|
|
|
2019-02-28 19:52:31 +01:00
|
|
|
name: sv2v
|
2021-09-29 06:47:08 +02:00
|
|
|
version: 0.0.9
|
2019-02-08 06:19:39 +01:00
|
|
|
synopsis: SystemVerilog to Verilog conversion
|
|
|
|
|
description:
|
2019-02-28 19:52:31 +01:00
|
|
|
A tool for coverting SystemVerilog to Verilog. Originally forked from the
|
|
|
|
|
Verilog parser found at https://github.com/tomahawkins/verilog
|
|
|
|
|
category: Language, Hardware, Embedded, Development
|
2019-02-08 06:19:39 +01:00
|
|
|
|
2019-02-28 19:52:31 +01:00
|
|
|
author: Zachary Snow <zach@zachjs.com>, Tom Hawkins <tomahawkins@gmail.com>
|
2019-02-08 06:19:39 +01:00
|
|
|
maintainer: Zachary Snow <zach@zachjs.com>
|
2020-06-06 05:12:45 +02:00
|
|
|
license: BSD-3-Clause
|
2019-02-08 06:19:39 +01:00
|
|
|
license-file: LICENSE
|
2019-12-22 20:43:01 +01:00
|
|
|
license-files: NOTICE
|
2019-02-08 06:19:39 +01:00
|
|
|
homepage: https://github.com/zachjs/sv2v
|
|
|
|
|
|
2021-07-31 20:27:20 +02:00
|
|
|
extra-doc-files:
|
|
|
|
|
README.md
|
|
|
|
|
CHANGELOG.md
|
|
|
|
|
|
2019-02-08 06:19:39 +01:00
|
|
|
executable sv2v
|
|
|
|
|
default-language: Haskell2010
|
|
|
|
|
main-is: sv2v.hs
|
2019-02-28 19:52:31 +01:00
|
|
|
hs-source-dirs: src
|
2020-06-06 19:48:28 +02:00
|
|
|
build-tool-depends:
|
|
|
|
|
, alex:alex >= 3.2.5 && < 4
|
2021-07-30 19:54:05 +02:00
|
|
|
, happy:happy >= 1.20 && < 2
|
2019-02-08 07:09:10 +01:00
|
|
|
build-depends:
|
2020-06-06 05:12:45 +02:00
|
|
|
, array
|
|
|
|
|
, base
|
|
|
|
|
, cmdargs
|
|
|
|
|
, containers
|
|
|
|
|
, directory
|
|
|
|
|
, filepath
|
2020-09-26 23:46:25 +02:00
|
|
|
, githash
|
2020-06-06 05:12:45 +02:00
|
|
|
, hashable
|
|
|
|
|
, mtl
|
2020-12-10 21:33:06 +01:00
|
|
|
, vector
|
2019-02-08 07:09:10 +01:00
|
|
|
other-modules:
|
2019-02-28 19:52:31 +01:00
|
|
|
-- SystemVerilog modules
|
2019-02-08 22:51:32 +01:00
|
|
|
Language.SystemVerilog
|
|
|
|
|
Language.SystemVerilog.AST
|
2019-03-26 06:54:16 +01:00
|
|
|
Language.SystemVerilog.AST.Attr
|
2019-03-25 18:29:35 +01:00
|
|
|
Language.SystemVerilog.AST.Decl
|
2019-04-04 02:24:09 +02:00
|
|
|
Language.SystemVerilog.AST.Description
|
2019-03-23 00:24:45 +01:00
|
|
|
Language.SystemVerilog.AST.Expr
|
2019-04-04 02:24:09 +02:00
|
|
|
Language.SystemVerilog.AST.GenItem
|
2019-03-25 18:29:35 +01:00
|
|
|
Language.SystemVerilog.AST.LHS
|
2019-04-04 02:24:09 +02:00
|
|
|
Language.SystemVerilog.AST.ModuleItem
|
2020-07-12 23:06:27 +02:00
|
|
|
Language.SystemVerilog.AST.Number
|
2019-03-23 00:24:45 +01:00
|
|
|
Language.SystemVerilog.AST.Op
|
|
|
|
|
Language.SystemVerilog.AST.ShowHelp
|
2019-03-25 18:29:35 +01:00
|
|
|
Language.SystemVerilog.AST.Stmt
|
2019-03-23 00:24:45 +01:00
|
|
|
Language.SystemVerilog.AST.Type
|
2019-02-08 07:09:10 +01:00
|
|
|
Language.SystemVerilog.Parser
|
2019-10-12 01:32:10 +02:00
|
|
|
Language.SystemVerilog.Parser.Keywords
|
2019-02-08 22:51:32 +01:00
|
|
|
Language.SystemVerilog.Parser.Lex
|
|
|
|
|
Language.SystemVerilog.Parser.Parse
|
2019-03-04 08:58:00 +01:00
|
|
|
Language.SystemVerilog.Parser.ParseDecl
|
2020-02-07 05:27:51 +01:00
|
|
|
Language.SystemVerilog.Parser.Preprocess
|
2019-02-08 22:51:32 +01:00
|
|
|
Language.SystemVerilog.Parser.Tokens
|
2019-02-28 19:52:31 +01:00
|
|
|
-- Conversion modules
|
2019-02-18 05:39:01 +01:00
|
|
|
Convert
|
2019-02-18 07:38:16 +01:00
|
|
|
Convert.AlwaysKW
|
2019-03-05 01:58:54 +01:00
|
|
|
Convert.AsgnOp
|
2019-04-04 01:08:30 +02:00
|
|
|
Convert.Assertion
|
2019-09-02 19:08:41 +02:00
|
|
|
Convert.BlockDecl
|
2021-02-03 22:12:05 +01:00
|
|
|
Convert.Cast
|
2019-09-14 22:42:54 +02:00
|
|
|
Convert.DimensionQuery
|
2020-02-24 04:30:17 +01:00
|
|
|
Convert.DuplicateGenvar
|
2019-08-29 02:28:56 +02:00
|
|
|
Convert.EmptyArgs
|
2019-03-01 04:44:31 +01:00
|
|
|
Convert.Enum
|
2020-07-12 23:06:27 +02:00
|
|
|
Convert.ExprUtils
|
2021-07-14 21:50:12 +02:00
|
|
|
Convert.ForAsgn
|
2019-09-15 21:49:21 +02:00
|
|
|
Convert.Foreach
|
2019-03-06 20:36:16 +01:00
|
|
|
Convert.FuncRet
|
2020-01-12 03:06:09 +01:00
|
|
|
Convert.FuncRoutine
|
2021-02-10 18:43:59 +01:00
|
|
|
Convert.HierConst
|
2020-09-14 05:27:22 +02:00
|
|
|
Convert.ImplicitNet
|
2019-12-08 23:36:25 +01:00
|
|
|
Convert.Inside
|
2019-03-07 02:30:47 +01:00
|
|
|
Convert.Interface
|
2019-04-24 20:00:08 +02:00
|
|
|
Convert.IntTypes
|
2019-10-09 04:13:05 +02:00
|
|
|
Convert.Jump
|
2019-04-01 19:16:21 +02:00
|
|
|
Convert.KWArgs
|
2019-02-18 07:38:16 +01:00
|
|
|
Convert.Logic
|
2019-09-15 19:55:40 +02:00
|
|
|
Convert.LogOp
|
2019-09-27 04:47:36 +02:00
|
|
|
Convert.MultiplePacked
|
2019-04-20 01:08:52 +02:00
|
|
|
Convert.NamedBlock
|
2019-04-24 02:22:03 +02:00
|
|
|
Convert.Package
|
2021-01-21 19:48:36 +01:00
|
|
|
Convert.ParamNoDefault
|
2019-09-11 09:27:18 +02:00
|
|
|
Convert.ParamType
|
2021-09-07 03:10:49 +02:00
|
|
|
Convert.PortDecl
|
2019-08-29 01:48:25 +02:00
|
|
|
Convert.RemoveComments
|
2021-04-30 19:42:36 +02:00
|
|
|
Convert.ResolveBindings
|
2020-07-03 02:50:26 +02:00
|
|
|
Convert.Scoper
|
2022-02-16 12:01:58 +01:00
|
|
|
Convert.SenseEdge
|
2019-09-12 04:52:01 +02:00
|
|
|
Convert.Simplify
|
2019-09-04 05:36:29 +02:00
|
|
|
Convert.Stream
|
2020-08-13 03:47:24 +02:00
|
|
|
Convert.StringParam
|
2019-03-06 06:51:09 +01:00
|
|
|
Convert.Struct
|
2020-05-06 01:32:37 +02:00
|
|
|
Convert.TFBlock
|
2019-02-25 08:36:37 +01:00
|
|
|
Convert.Traverse
|
2019-09-27 04:47:36 +02:00
|
|
|
Convert.Typedef
|
2020-01-11 22:22:07 +01:00
|
|
|
Convert.TypeOf
|
2019-03-19 18:40:25 +01:00
|
|
|
Convert.UnbasedUnsized
|
2019-03-05 00:25:14 +01:00
|
|
|
Convert.Unique
|
2021-06-30 20:24:35 +02:00
|
|
|
Convert.UnnamedGenBlock
|
2019-09-27 04:47:36 +02:00
|
|
|
Convert.UnpackedArray
|
2019-09-25 05:35:06 +02:00
|
|
|
Convert.Unsigned
|
2019-12-08 23:36:25 +01:00
|
|
|
Convert.Wildcard
|
2019-02-28 19:52:31 +01:00
|
|
|
-- sv2v CLI modules
|
2019-02-28 20:06:35 +01:00
|
|
|
Job
|
2021-04-15 19:47:45 +02:00
|
|
|
Paths_sv2v
|
2021-07-30 19:54:05 +02:00
|
|
|
autogen-modules:
|
|
|
|
|
Paths_sv2v
|
2019-02-08 06:19:39 +01:00
|
|
|
ghc-options:
|
|
|
|
|
-O3
|
|
|
|
|
-threaded
|
|
|
|
|
-rtsopts
|
2021-03-10 23:13:40 +01:00
|
|
|
"-with-rtsopts=-N -A32m"
|
2019-02-08 06:19:39 +01:00
|
|
|
-funbox-strict-fields
|
|
|
|
|
-Wall
|
|
|
|
|
|
|
|
|
|
source-repository head
|
|
|
|
|
type: git
|
|
|
|
|
location: git://github.com/zachjs/sv2v.git
|