Angelo Jacobo
|
87fa29fcfe
|
Update README.md
|
2023-09-21 06:04:41 +08:00 |
|
AngeloJacobo
|
d640e52221
|
add wbscope
|
2023-09-15 20:05:31 +08:00 |
|
AngeloJacobo
|
57e9f1b3f9
|
update simulation files
|
2023-09-15 20:04:55 +08:00 |
|
AngeloJacobo
|
0ba4f433e5
|
add delay option to misalign dq from dqs
|
2023-09-15 20:02:05 +08:00 |
|
AngeloJacobo
|
d834a4d67d
|
update wave files
|
2023-09-15 20:00:29 +08:00 |
|
AngeloJacobo
|
a80bacb718
|
add reset control from controller to phy
|
2023-09-15 19:59:39 +08:00 |
|
AngeloJacobo
|
922d185643
|
now passes internal test calibration on klusterboard
|
2023-09-15 19:58:36 +08:00 |
|
AngeloJacobo
|
8c5c5e30cc
|
now passes internal test calibration on klusterboard
|
2023-09-15 19:58:12 +08:00 |
|
AngeloJacobo
|
98b22f79f4
|
delete extra xdc file
|
2023-09-15 19:56:01 +08:00 |
|
AngeloJacobo
|
43939ba837
|
update autodata files and xdc file
|
2023-09-15 19:51:21 +08:00 |
|
AngeloJacobo
|
20db6352e2
|
added write read test after calibration
|
2023-09-08 17:15:34 +08:00 |
|
AngeloJacobo
|
de4fb994b4
|
add debug lines and update wb2 registers
|
2023-09-05 20:17:10 +08:00 |
|
AngeloJacobo
|
92c25f394f
|
add wire for cue when write leveling starts
|
2023-09-05 18:33:20 +08:00 |
|
AngeloJacobo
|
2ee7e35bc5
|
add dci reset and optional DCIEN IO buffers
|
2023-09-05 18:32:30 +08:00 |
|
AngeloJacobo
|
03a1da2ce7
|
add calibration when DQS toggles early than DQ
|
2023-09-05 18:31:10 +08:00 |
|
AngeloJacobo
|
4fa30574ef
|
not yet working when real parameter is used
|
2023-08-24 18:03:12 +08:00 |
|
AngeloJacobo
|
dc641c188b
|
copied settings from litedram
|
2023-08-24 18:01:58 +08:00 |
|
AngeloJacobo
|
47e68d05e1
|
added xdc file that uses DCI
|
2023-08-24 18:01:24 +08:00 |
|
AngeloJacobo
|
8f3d673e3d
|
fixed bug when issue write calibration has to be repeated
|
2023-08-22 16:40:44 +08:00 |
|
AngeloJacobo
|
fd443ddefd
|
add wb2 width
|
2023-08-20 13:23:48 +08:00 |
|
AngeloJacobo
|
83b7b95af4
|
pass verilator warning
|
2023-08-20 12:32:51 +08:00 |
|
AngeloJacobo
|
a8aec13ed9
|
using different address now finally works!
|
2023-08-20 11:52:54 +08:00 |
|
AngeloJacobo
|
00757338da
|
update wcfg
|
2023-08-20 11:21:16 +08:00 |
|
AngeloJacobo
|
5df83b8182
|
added working bitfiles for arty s7
|
2023-08-20 11:20:41 +08:00 |
|
AngeloJacobo
|
989e8dd9e7
|
use macro for defining the ddr3 config (EIGHT_LANES_x8 or TWO_LANES_x8) and the source of clk (if clock wizard or not)
|
2023-08-20 11:13:50 +08:00 |
|
AngeloJacobo
|
7c68bee5e8
|
changed for x8 config
|
2023-08-20 11:10:15 +08:00 |
|
AngeloJacobo
|
e2653d5793
|
reset for IO is released only after IDELAYCTRL is ready, added also IODELAY_GROUP
|
2023-08-20 11:09:38 +08:00 |
|
AngeloJacobo
|
9769a7cfaa
|
pass formal for 8-lane config and pass verilator linting
|
2023-08-20 11:07:22 +08:00 |
|
AngeloJacobo
|
e839e220c3
|
ddr3 model fails when ROW_BITS less than 16 (has Z value in address)
|
2023-08-17 11:42:09 +08:00 |
|
AngeloJacobo
|
ef8b1b84fc
|
update wcfg
|
2023-08-17 11:41:05 +08:00 |
|
AngeloJacobo
|
c97e5a8c1f
|
added test for testing design in ARTY-S7
|
2023-08-17 11:40:41 +08:00 |
|
AngeloJacobo
|
c9b19ac887
|
added uart submodule
|
2023-08-17 11:36:15 +08:00 |
|
AngeloJacobo
|
36c93689e5
|
redo read/write calibration if data read is wrong
|
2023-08-17 11:27:23 +08:00 |
|
AngeloJacobo
|
a8bf429bc8
|
allow tdqs off and use dm
|
2023-08-15 21:17:13 +08:00 |
|
AngeloJacobo
|
f296d08c6b
|
add option for ODELAY_SUPPORTED=0 and added port for i_ddr3_clk_90
|
2023-08-15 19:37:28 +08:00 |
|
AngeloJacobo
|
411febc1a8
|
add option for ODELAY_SUPPORTED=0 (for FPGAs without ODELAY)
|
2023-08-15 19:35:44 +08:00 |
|
AngeloJacobo
|
b3ab21a6d5
|
add option for ODELAY_SUPPORTED=0 (for FPGAs without ODELAY)
|
2023-08-15 19:12:49 +08:00 |
|
Angelo Jacobo
|
b762c464f6
|
add images for hardware debug
|
2023-08-04 19:18:47 +08:00 |
|
AngeloJacobo
|
a7ebaefbdb
|
add autofpga text file for wbscope
|
2023-08-04 18:57:03 +08:00 |
|
AngeloJacobo
|
80f12d1663
|
move to kintex_switch_files folder
|
2023-08-04 16:37:48 +08:00 |
|
AngeloJacobo
|
69768da1c8
|
added files for kintex switch project (autofpga files, xdc, wbscope cpp)
|
2023-08-04 16:37:10 +08:00 |
|
AngeloJacobo
|
e9f1ab4971
|
modify debug port logic for wbscope
|
2023-08-04 07:57:09 +08:00 |
|
AngeloJacobo
|
bc66655ca7
|
just fixed delay
|
2023-08-04 07:54:20 +08:00 |
|
AngeloJacobo
|
0753e6e157
|
fixed localparam value for wb_addr_bits
|
2023-08-04 07:53:12 +08:00 |
|
AngeloJacobo
|
72dc00742b
|
correct generate indexes
|
2023-08-04 07:52:31 +08:00 |
|
AngeloJacobo
|
1bfd851a6e
|
pass formal with LANES either 1,2,4,8
|
2023-08-04 07:49:25 +08:00 |
|
AngeloJacobo
|
7c76a15087
|
update wcfg
|
2023-08-01 15:59:34 +08:00 |
|
AngeloJacobo
|
2c73f38f99
|
added debug port and max function for int type
|
2023-08-01 15:58:58 +08:00 |
|
AngeloJacobo
|
e4bd0ac09c
|
delete|
|
2023-07-24 19:46:23 +08:00 |
|
AngeloJacobo
|
92dcb0990a
|
update gitignore
|
2023-07-24 17:37:07 +08:00 |