Akash Levy
e241c9d513
Merge branch 'YosysHQ:main' into main
2025-04-10 14:28:10 -07:00
N. Engelhardt
3410e10ed5
Merge pull request #5000 from YosysHQ/krys/re_refactor_selections
2025-04-10 16:06:36 +00:00
Akash Levy
e391707d0a
Merge remote-tracking branch 'upstream/main'
2025-04-10 00:19:00 -07:00
Emil J
a5e8f52ce5
Merge pull request #4976 from Logikable/main
...
Support array ranges for identifiers in the Liberty parser.
2025-04-09 22:49:52 +02:00
Krystine Sherwin
078602d711
tests/arch/xilinx: Fix for warnings on boxes
...
The two test scripts affected use boxed modules directly; under normal usage the warning shouldn't appear.
2025-04-08 16:58:59 +12:00
Krystine Sherwin
237e454131
design.cc: Fix selections when copying
...
Use `Design::selected_modules()` directly, popping at the end instead of copying the selection.
Also default to a complete selection so that boxes work as before.
Simplify to using `RTLIL::SELECT_WHOLE_CMDERR` instead of doing it manually.
Also add tests for importing selections with boxes.
2025-04-08 16:35:12 +12:00
Krystine Sherwin
911a3ae759
setattr.cc: Use new selection helpers
...
Also test they work as expected.
2025-04-08 15:34:48 +12:00
Krystine Sherwin
dbc2611dd6
test_select: Add and exercise test_select pass
...
Developer facing, intended to check internal selection semantics work as expected. i.e. it would have revealed the bug in the now reverted PR.
2025-04-08 11:59:45 +12:00
Krystine Sherwin
f410f98d89
clean ignores boxes
2025-04-08 11:59:40 +12:00
Krystine Sherwin
cd3b914132
Reinstate #4768
...
Revert the reversion so that we can fix the bugs that the PR missed.
2025-04-08 11:58:05 +12:00
Akash Levy
c0a6985adb
Merge branch 'YosysHQ:main' into main
2025-04-07 14:48:16 -07:00
KrystalDelusion
e08aeae1d0
Merge pull request #4989 from YosysHQ/krys/fix_4590
...
opt_expr: Fix #4590
2025-04-08 08:30:18 +12:00
Akash Levy
06c614a010
Merge branch 'YosysHQ:main' into main
2025-04-07 07:28:06 -07:00
Emil J
cc8fd3efc3
Merge pull request #4986 from jix/faster-liberty-caching
...
Liberty file caching with new `libcache` command
2025-04-07 15:15:41 +02:00
Miodrag Milanović
d49364d96f
Revert "Refactor full_selection"
2025-04-07 12:11:55 +02:00
Akash Levy
0dab4308a3
Actual merge here
2025-04-06 18:53:43 -07:00
KrystalDelusion
98d4355b82
Merge pull request #4768 from YosysHQ/krys/refactor_selections
...
Refactor full_selection
2025-04-05 14:15:27 +13:00
Akash Levy
c3657eee6d
Fix Silimate tests
2025-04-04 03:21:53 -07:00
Krystine Sherwin
406b400458
opt_expr: Fix #4590
...
If all the (non-select) inputs of a `$_MUX{4,8,16}_` are undefined, replace it, just like we do for `$mux` and `$_MUX_`.
Add `tests/opt/opt_expr_mux_undef.ys` to verify this.
This doesn't do any const folding on the wide muxes, or shrinking to less wide muxes. It only handles the case where all inputs are 'x and the mux can be completely removed.
2025-04-04 12:25:31 +13:00
Akash Levy
809a38a597
Merge pull request #78 from williamzhu17/extract_reduce-tests
...
extract_reduce tests and removed XNOR functionality from extract_reduce
2025-04-03 15:23:09 -07:00
Akash Levy
439d859bba
Merge branch 'YosysHQ:main' into main
2025-04-03 10:48:42 -07:00
williamzhu17
05a3c28f39
small name change
2025-04-03 10:38:55 -07:00
williamzhu17
ba709dc0ed
added stress tests
2025-04-03 10:37:32 -07:00
Sean Luchen
307db1ec50
Add tests for #4976 .
2025-04-03 10:01:34 -07:00
Sean Luchen
bdcbbf2db6
Fix existing tests/liberty tests, and add them to Makefile.
2025-04-03 09:56:24 -07:00
George Rennie
63b3ce0c77
Merge pull request #4971 from Anhijkt/pow-optimization
...
opt_expr: optimize pow of 2 cells
2025-04-03 14:34:36 +02:00
Jannis Harder
0f13b55173
Liberty file caching with new `libcache` command
...
This adds optional in-memory caching of parsed liberty files to speed up
flows that repeatedly parse the same liberty files. To avoid increasing
the memory overhead by default, the caching is disabled by default. The
caching can be controlled globally or on a per path basis using the new
`libcache` command, which also allows purging cached data.
2025-04-03 13:39:35 +02:00
williamzhu17
58d903eee6
deleted old file
2025-04-01 17:19:04 -07:00
williamzhu17
776479d7aa
wip tests
2025-04-01 17:17:39 -07:00
Anhijkt
c57cbfa8f9
opt_expr: add test
2025-04-01 21:54:46 +03:00
williamzhu17
bc2d9d1f33
added deeper cases for gates
2025-04-01 11:10:50 -07:00
williamzhu17
2f9e6e08f0
added tests with constants
2025-04-01 10:39:33 -07:00
williamzhu17
8991707dee
zero indexed wires
2025-04-01 10:19:54 -07:00
williamzhu17
101f775b64
added extra test for muxes
2025-04-01 10:18:20 -07:00
williamzhu17
8f5f4ecab4
inital extract_reduce tests
2025-04-01 10:11:17 -07:00
Akash Levy
027a4cec13
Merge branch 'YosysHQ:main' into main
2025-03-31 14:07:26 -07:00
Emil J
3a1255546a
Merge pull request #4975 from YosysHQ/emil/opt_expr-cover-with-tests
...
opt_expr: expand test coverage
2025-03-31 20:13:16 +02:00
Emil J. Tywoniak
6194eb939d
opt_expr: expand test coverage
2025-03-31 19:31:53 +02:00
Akash Levy
f488b0e74c
Add lut2bmux, annotate_unqcoef, and seed tests
2025-03-31 05:55:54 -07:00
Akash Levy
161ff0fa3f
Add muxmode pass and tests
2025-03-30 17:54:18 -07:00
Akash Levy
4d7581bc0b
Merge pull request #77 from williamzhu17/breaksop-tests
...
Added breaksop tests
2025-03-28 15:58:56 -07:00
williamzhu17
1628a22195
added extra test for multiple sops
2025-03-28 14:58:17 -07:00
Akash Levy
1a5415b5a2
Merge branch 'YosysHQ:main' into main
2025-03-28 14:56:36 -07:00
williamzhu17
a4a4544223
Merge branch 'breaksop-tests' of github.com:williamzhu17/yosys into breaksop-tests
2025-03-28 14:54:21 -07:00
williamzhu17
727c6a51be
added comment about one test case
2025-03-28 14:54:00 -07:00
William Zhu
ddb621d011
Merge branch 'Silimate:main' into breaksop-tests
2025-03-28 14:50:35 -07:00
williamzhu17
5987454eac
added breaksop-tests
2025-03-28 14:50:02 -07:00
williamzhu17
ebb7a1b548
added reduce XNOR test cases
2025-03-28 10:52:56 -07:00
williamzhu17
baaa90993e
added breakreduce tests
2025-03-28 10:43:10 -07:00
Emil J
1b25e1cee0
Merge pull request #4942 from Anhijkt/fix-ice40dsp
...
ice40_dsp: fix log_assert issue
2025-03-28 13:32:17 +01:00