Fischer Moseley
|
255c452206
|
tests: run in parallel with pytest-xdist
|
2025-04-06 21:52:43 -07:00 |
|
Fischer Moseley
|
2c124200da
|
docs: autogenerate Python API docs, update IO core docs
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
daedb91ff2
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
3ba93efd2f
|
meta: expose Amaranth API via __all__
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
a01b6981e2
|
tests: refactor to use Amaranth-native API
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
b87f8cbc48
|
meta: move to lib.io and lib.mem, enable bidirectional mem tests on xilinx
|
2024-07-17 18:51:05 -07:00 |
|
Fischer Moseley
|
bd452d94a4
|
put test outputs in build/
|
2024-03-06 16:40:54 -08:00 |
|
Fischer Moseley
|
d1a772784a
|
add environment.sh for tool paths and serial ports
|
2024-03-06 11:26:31 -08:00 |
|
Fischer Moseley
|
b00e4d0e60
|
revert wiring.Component instead of Elaboratable
|
2024-03-04 01:18:31 -08:00 |
|
Fischer Moseley
|
08adbd8ede
|
switch to wiring.Component instead of Elaboratable
|
2024-03-03 19:10:06 -08:00 |
|
Fischer Moseley
|
b729deb144
|
hardcode device paths in hardware tests
|
2024-03-03 18:31:11 -08:00 |
|
Fischer Moseley
|
7ee51158d2
|
enforce consistent docstrings and underscores in logic analyzer core
|
2024-02-19 11:23:11 -08:00 |
|
Fischer Moseley
|
1528f569ef
|
update submodule usage, tidy logic analyzer config check
|
2024-01-14 12:51:52 -08:00 |
|
Fischer Moseley
|
7a6ab45b92
|
revert UART and InternalBus() refactor
|
2024-01-07 21:39:44 -08:00 |
fischerm
|
61d6479805
|
add docstrings
|
2024-01-07 15:13:35 -08:00 |
|
Fischer Moseley
|
4c48035201
|
track amaranth release, not main repo
|
2024-01-07 12:49:20 -08:00 |
|
Fischer Moseley
|
bc616fd3bf
|
inital source, imported from splat
|
2023-12-28 14:22:29 -08:00 |