AngeloJacobo
|
80f12d1663
|
move to kintex_switch_files folder
|
2023-08-04 16:37:48 +08:00 |
|
AngeloJacobo
|
69768da1c8
|
added files for kintex switch project (autofpga files, xdc, wbscope cpp)
|
2023-08-04 16:37:10 +08:00 |
|
AngeloJacobo
|
e9f1ab4971
|
modify debug port logic for wbscope
|
2023-08-04 07:57:09 +08:00 |
|
AngeloJacobo
|
bc66655ca7
|
just fixed delay
|
2023-08-04 07:54:20 +08:00 |
|
AngeloJacobo
|
0753e6e157
|
fixed localparam value for wb_addr_bits
|
2023-08-04 07:53:12 +08:00 |
|
AngeloJacobo
|
72dc00742b
|
correct generate indexes
|
2023-08-04 07:52:31 +08:00 |
|
AngeloJacobo
|
1bfd851a6e
|
pass formal with LANES either 1,2,4,8
|
2023-08-04 07:49:25 +08:00 |
|
AngeloJacobo
|
7c76a15087
|
update wcfg
|
2023-08-01 15:59:34 +08:00 |
|
AngeloJacobo
|
2c73f38f99
|
added debug port and max function for int type
|
2023-08-01 15:58:58 +08:00 |
|
AngeloJacobo
|
e4bd0ac09c
|
delete|
|
2023-07-24 19:46:23 +08:00 |
|
AngeloJacobo
|
92dcb0990a
|
update gitignore
|
2023-07-24 17:37:07 +08:00 |
|
AngeloJacobo
|
d2ae29c26a
|
simulation file for SODIMM
|
2023-07-24 17:34:40 +08:00 |
|
AngeloJacobo
|
4589fc3dfe
|
script for running verilator, yosys, iverilog, and then symbiyosys
|
2023-07-24 17:33:56 +08:00 |
|
AngeloJacobo
|
4e5b98f485
|
use SODIMM instead of DIMM in simulation
|
2023-07-24 17:32:56 +08:00 |
|
AngeloJacobo
|
da10a5f5d1
|
Merge branch 'main' of https://github.com/AngeloJacobo/DDR3_Controller into main
|
2023-07-24 17:30:45 +08:00 |
|
AngeloJacobo
|
d5f1d600ea
|
resolve verilator warnings and add option YOSYS for not using input real in functions
|
2023-07-24 17:27:17 +08:00 |
|
AngeloJacobo
|
47ba90962a
|
delete this later
|
2023-07-23 10:16:19 +08:00 |
|
Angelo Jacobo
|
1c5e9213b0
|
Update README.md
|
2023-07-20 18:47:32 +08:00 |
|
Angelo Jacobo
|
1f57ee841e
|
Update README.md
|
2023-07-20 18:31:03 +08:00 |
|
AngeloJacobo
|
234c587229
|
working txt for autofpga
|
2023-07-19 18:58:51 +08:00 |
|
AngeloJacobo
|
5486aa4429
|
removed old
|
2023-07-19 18:58:31 +08:00 |
|
AngeloJacobo
|
487b026f6c
|
add test to wb2
|
2023-07-19 18:50:23 +08:00 |
|
AngeloJacobo
|
c885e3286c
|
update wcfg
|
2023-07-19 18:48:59 +08:00 |
|
AngeloJacobo
|
60e40f9d35
|
less simulation warning
|
2023-07-19 18:48:31 +08:00 |
|
AngeloJacobo
|
e38859ef78
|
resolved warning from vivado on IOBDELAY
|
2023-07-19 18:47:24 +08:00 |
|
AngeloJacobo
|
7142dd9cdb
|
added more registers and formal assertions to wb2
|
2023-07-19 18:46:36 +08:00 |
|
AngeloJacobo
|
137e30ba36
|
resolve vivado warnings
|
2023-07-17 21:39:07 +08:00 |
|
AngeloJacobo
|
97e740139f
|
resolved vivado warnings
|
2023-07-17 21:38:20 +08:00 |
|
AngeloJacobo
|
983919d9df
|
removed unneeded .* files
|
2023-07-16 08:52:10 +08:00 |
|
AngeloJacobo
|
12c947afb1
|
Merge branch 'main' of https://github.com/AngeloJacobo/DDR3_Controller into main
|
2023-07-16 08:46:27 +08:00 |
|
AngeloJacobo
|
4f857e08f4
|
add files back after git rm -r cached .
|
2023-07-16 08:46:16 +08:00 |
|
AngeloJacobo
|
4e61060927
|
update wcfg
|
2023-07-16 08:40:04 +08:00 |
|
AngeloJacobo
|
b16c4d56cd
|
fixed error due to missing port dm and incorrect IO type for aux
|
2023-07-16 08:39:24 +08:00 |
|
AngeloJacobo
|
b80bda4a46
|
resolve warning from verilator linting
|
2023-07-16 08:38:20 +08:00 |
|
AngeloJacobo
|
019722bc70
|
resolve warnings and errors from verilator linting
|
2023-07-16 08:17:55 +08:00 |
|
Angelo Jacobo
|
9a29fba26b
|
Update formal.gtkw
|
2023-07-13 19:35:18 +08:00 |
|
Angelo Jacobo
|
c45fd85ee4
|
Update formal_wb2.gtkw
|
2023-07-13 19:34:56 +08:00 |
|
Angelo Jacobo
|
bd23827864
|
delete, replace with much cleaner xsim/
|
2023-07-13 19:29:20 +08:00 |
|
AngeloJacobo
|
352205c970
|
test test
|
2023-07-13 19:26:36 +08:00 |
|
AngeloJacobo
|
bad4ca3086
|
delete
|
2023-07-13 19:25:51 +08:00 |
|
AngeloJacobo
|
fb7f48b3b8
|
add git ignore
|
2023-07-13 19:19:43 +08:00 |
|
AngeloJacobo
|
b2fd0bf4fe
|
add formal gtkw files
|
2023-07-13 19:18:35 +08:00 |
|
AngeloJacobo
|
ac3af7f23f
|
deleted
|
2023-07-13 19:17:25 +08:00 |
|
AngeloJacobo
|
17e7040626
|
set different FLY_BY_DELAY for each lanes
|
2023-07-13 19:04:43 +08:00 |
|
AngeloJacobo
|
4273a172f5
|
add wishbone 2 interface
|
2023-07-13 18:57:35 +08:00 |
|
AngeloJacobo
|
29ef663d87
|
set parameter FLY_BY_DELAY for each instantiated ddr3, the delay value is retrieved from 8192Mb_ddr3_parameters.vh
|
2023-07-13 18:55:57 +08:00 |
|
AngeloJacobo
|
6655959514
|
set different fly_by_delays for each lanes
|
2023-07-13 18:54:25 +08:00 |
|
AngeloJacobo
|
ecb4cb5b2c
|
moved FLY_BY_DELAY to this module so multiple instantiated ddr3 can have different set FLY_BY_DELAY
|
2023-07-13 18:52:43 +08:00 |
|
AngeloJacobo
|
ee3d9d4be7
|
moved phy to TOP and controller to MAIN, removed constraints for xdc file
|
2023-07-13 18:50:56 +08:00 |
|
AngeloJacobo
|
ee83028986
|
make stall and accessible outside, removed added assumptions with i_slave_busy
|
2023-07-13 18:48:34 +08:00 |