AngeloJacobo
|
3d94fae1e6
|
separated sequential from combinational logic for pipeline stage logic
|
2025-12-29 14:36:25 +08:00 |
|
AngeloJacobo
|
a3ffeb670f
|
register conditions for anticipate logic; change logic order for stage 2 from r/w-act-pre to pre-act-r/w
|
2025-12-29 10:26:32 +08:00 |
|
AngeloJacobo
|
0b3bb30fae
|
added define for UART-debugging of BIST exclusively
|
2025-12-27 13:01:19 +08:00 |
|
AngeloJacobo
|
356c6cc1a2
|
run at DDR3-1000 (125MHz controller clock)
|
2025-12-26 10:02:16 +08:00 |
|
AngeloJacobo
|
80da754a64
|
achieve >40% increase in max frequency
|
2025-12-26 09:50:12 +08:00 |
|
AngeloJacobo
|
864b8069c3
|
fix read_data_store_lane logic
|
2025-12-23 10:01:57 +08:00 |
|
AngeloJacobo
|
a3edea5e00
|
add prep state for ANALYZE_DATA to cut timing path due to indexing with lane
|
2025-12-22 13:11:20 +08:00 |
|
AngeloJacobo
|
c605135dd9
|
make o_wb_stall/o_wb_stall_calib combinational logic
|
2025-12-22 08:50:40 +08:00 |
|
AngeloJacobo
|
fdf1becc03
|
register stage2 if-else conditions (2.4% increase in max freq)
|
2025-12-19 17:39:03 +08:00 |
|
AngeloJacobo
|
ba640ca59c
|
optimize wb_stall/wb_stall_calib logic (3.7% increase in max freq)
|
2025-12-14 11:53:04 +08:00 |
|
AngeloJacobo
|
a1258e2eed
|
added back main wcfg file
|
2025-06-14 11:52:13 +08:00 |
|
AngeloJacobo
|
a3efc861da
|
update bistream files from latest CI run
|
2025-06-05 18:55:44 +08:00 |
|
AngeloJacobo
|
9c3249b8dd
|
log files are renamed with PASS_ for easier checking
|
2025-06-03 19:26:05 +08:00 |
|
Angelo Jacobo
|
4d60a19154
|
Merge pull request #32 from AngeloJacobo/run_iverilog_sim
Run simulation with Icarus Verilog
|
2025-05-25 09:12:59 +08:00 |
|
AngeloJacobo
|
da4ffebe9b
|
update vivado sim log files
|
2025-05-25 09:03:28 +08:00 |
|
AngeloJacobo
|
e5bd0d74c3
|
use SIM_MODEL directive to use models during vivado simulation
|
2025-05-25 09:03:16 +08:00 |
|
AngeloJacobo
|
a33560122c
|
added icarus simulation scripts (PASSING!)
|
2025-05-24 17:35:39 +08:00 |
|
AngeloJacobo
|
cb5f78b057
|
modified vivado simulation files
|
2025-05-24 17:33:49 +08:00 |
|
AngeloJacobo
|
972506bb4b
|
moved verilog models to model/
|
2025-05-24 17:31:55 +08:00 |
|
AngeloJacobo
|
8fbb6387ab
|
removed UART in example demo for arty s7 to pass openxc7 timing
|
2025-05-24 17:31:13 +08:00 |
|
AngeloJacobo
|
f0b4a15b7c
|
icarus verilog simulation now working!
|
2025-05-18 17:08:38 +08:00 |
|
AngeloJacobo
|
4be9a30ff8
|
added files needed for icarus simulation (not yet working)
|
2025-05-18 15:24:10 +08:00 |
|
Angelo Jacobo
|
4b159fa03a
|
Merge pull request #31 from AngeloJacobo/pass_verilator_lint
Pass verilator lint
|
2025-05-12 18:35:28 +08:00 |
|
AngeloJacobo
|
157cca28d8
|
fixed late_dq logic
|
2025-05-12 18:27:57 +08:00 |
|
AngeloJacobo
|
90647a70e0
|
resolved (again) the verilator lint
|
2025-05-12 16:28:07 +08:00 |
|
AngeloJacobo
|
5f8f5974b4
|
added vivado on makefile (make vivado)
|
2025-05-12 16:02:38 +08:00 |
|
AngeloJacobo
|
fe8563ed65
|
update all simulation log files
|
2025-05-12 11:05:36 +08:00 |
|
AngeloJacobo
|
9fd104b566
|
updated example demo bitstream files
|
2025-05-11 20:11:05 +08:00 |
|
AngeloJacobo
|
50c0a6488d
|
verilator now passing lint even with older verilator version
|
2025-05-11 20:02:13 +08:00 |
|
Angelo Jacobo
|
264801fc99
|
Merge pull request #30 from AngeloJacobo/ecp5_phy
added support for lattice ecp5 PHY, now working on orangecrab ECP5
|
2025-04-19 14:57:57 +08:00 |
|
AngeloJacobo
|
5b0c48ca0a
|
fixed bug on vivado IP (convert string to long for SELF_REFRESH)
|
2025-04-19 13:59:30 +08:00 |
|
AngeloJacobo
|
c7ec0a54fc
|
set default BIST_MODE to 1 for shorter bring up
|
2025-04-19 13:37:58 +08:00 |
|
AngeloJacobo
|
73431cdd82
|
added simulation for DLL Off (low frequency ddr3 clk)
|
2025-04-19 13:32:07 +08:00 |
|
AngeloJacobo
|
baaa2a2482
|
added example demo for orangecrab ecp5
|
2025-04-19 13:30:40 +08:00 |
|
AngeloJacobo
|
b990372663
|
added support for DLL_OFF and Lattice ECP5 PHY
|
2025-04-19 13:24:20 +08:00 |
|
AngeloJacobo
|
08ead41fd6
|
updated simulation
|
2025-04-19 10:07:51 +08:00 |
|
Angelo Jacobo
|
a34a5369ec
|
Merge pull request #26 from AngeloJacobo/openxc7_run
Now tested working on OpenXC7 toolchain
|
2025-03-21 20:33:19 +08:00 |
|
Angelo Jacobo
|
8c088fee72
|
Merge branch 'main' into openxc7_run
|
2025-03-21 20:32:51 +08:00 |
|
AngeloJacobo
|
b02e66b7d8
|
revert changes in shiftin and iodelay_group string name since openxc7 now works on them
|
2025-03-16 12:29:48 +08:00 |
|
AngeloJacobo
|
0175db1ca6
|
openFPGAloader now working on qmtech_wukong
|
2025-03-14 16:12:25 +08:00 |
|
AngeloJacobo
|
58f887ced3
|
openfpgaloader now works on qmtech_kintex7
|
2025-03-14 16:03:18 +08:00 |
|
AngeloJacobo
|
5ab1ac5d42
|
add UART to ax7325b board, make openFPGAloader works on ax7325b board
|
2025-03-14 15:23:34 +08:00 |
|
AngeloJacobo
|
75e42476f5
|
openfpgaloader now working on alinx ax7103b board
|
2025-03-14 14:34:25 +08:00 |
|
AngeloJacobo
|
117a9c5837
|
update enclustra demo project
|
2025-03-14 13:56:24 +08:00 |
|
AngeloJacobo
|
d787c77116
|
pass simulation
|
2025-03-13 18:31:23 +08:00 |
|
AngeloJacobo
|
47067f6903
|
remove xadc define and uncomment INTERNAL_VREF to make this work in openxc7 (openxc7 still fails due to shiftout ports)
|
2025-03-09 10:57:43 +08:00 |
|
AngeloJacobo
|
89568b127c
|
add demo project for qmtech kintex-7 board
|
2025-03-09 10:41:33 +08:00 |
|
Angelo Jacobo
|
42b42023dd
|
Update README.md
updated link for micron model file
|
2025-03-09 10:13:07 +08:00 |
|
AngeloJacobo
|
7f801b1f1d
|
add uart_tx to top
|
2025-03-02 19:05:30 +08:00 |
|
AngeloJacobo
|
c0bc4ca48a
|
removed extra semicolon
|
2025-03-02 18:46:07 +08:00 |