luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
3,920 Commits 31 Branches 4 Tags 7.7 MiB
Commit Graph

45 Commits

Author SHA1 Message Date
Hans Baier f1e816f305 add GTX tilegridd fuzzers to tilegrid fuzzer Makefile 
Signed-off-by: Hans Baier <foss@hans-baier.de>
 2025-02-13 17:20:08 +07:00
Hans Baier c7cc58362c add support for the kintex high performance banks 
Signed-off-by: Hans Baier <hansfbaier@gmail.com>
 2022-11-24 01:37:46 +07:00
Tomasz Michalak 546441810f 005-tilegrid: Extract frames count information from part's json 
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
 2021-03-05 15:14:47 +01:00
Alessandro Comodi 67b04455d1 005-tilegrid: pcie-int-interface: address review comments 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-02-04 12:35:36 +01:00
Alessandro Comodi cb272206a2 005-tilegrid: add pcie_int_interface tile baseaddrs 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-02-04 12:35:36 +01:00
Alessandro Comodi f1bc93089e 005-tilegrid: add gtp_int_interface tile baseaddress 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-02-03 15:57:57 +01:00
Tomasz Michalak 950d7534ec Add licensing header to fuzzers' python scripts 
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
Signed-off-by: Tim 'mithro' Ansell <tansell@google.com>
 2020-05-26 07:33:12 -07:00
Tomasz Michalak 13ba74194a zynq: Add BRKH_INT_PSS tile type to fix assertion 
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
 2020-01-27 10:20:22 +01:00
Alessandro Comodi 5c829daa8c 005-tilegrid: fixed some over-specific settings in generate_full 
Also added specimens to make some rquired fuzzers find all necessary
features

Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2020-01-24 10:13:33 +01:00
Keith Rothman 97699e4e93 Add HCLK_[LR]_BOT_UTURN aliases. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-10-23 15:30:27 -07:00
Tomasz Michalak 5de6e16b29 005-tilegrid: Add alias for IOI3_SING tiles 
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
 2019-07-26 13:34:44 +02:00
Tomasz Michalak e096d9c172 005-tilegrid: Add HCLK_IOI base addresses calculation 
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
 2019-07-01 08:58:45 +02:00
Tomasz Michalak 86164fdc18 005-tilegrid: propagate IOI SING and Y9 tiles 
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
 2019-06-25 12:12:37 +02:00
Keith Rothman c2df5c97eb Working complete HROW pip fuzzer. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-03-14 20:05:27 -07:00
Keith Rothman 1307e11397 IOB_SING solution via segbit aliases. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-03-01 17:02:18 -08:00
Keith Rothman 73a5c04544 Add _ACTIVE bits to HROW bits. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-02-12 16:33:59 -08:00
Keith Rothman 9ccc58b077 Run make format. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-02-12 15:18:25 -08:00
Keith Rothman 88b2fc6d35 Fix 043 to document remaining bits. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-02-12 15:15:46 -08:00
Keith Rothman f29fe77ea9 Add initial REBUF pips. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-02-12 15:15:34 -08:00
Keith Rothman ff3839f2b1 Remove some of the __future__.] 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-01-28 12:54:36 -08:00
Keith Rothman 32b9da0d97 Handle A7/K7/Z7 differences gracefully. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-01-27 22:30:53 -08:00
Keith Rothman da08dfb99f Add back INT propagation. 
All INT tiles are now populated for artix7 and the INT propagation
sanity checks output of fuzzers to ensure consistency.

Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-01-27 16:17:31 -08:00
Keith Rothman a83fadf2a6 run make format. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-01-27 08:20:48 -08:00
Keith Rothman 40e7771fa5 Add HCLK back to tilegrid. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-01-27 08:20:48 -08:00
Keith Rothman 598c180a9f Add INT tile fuzzers for CLB, IOB and BRAM tiles. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-01-27 08:20:48 -08:00
Keith Rothman 6a7acd4b23 Refactor all existing tiles to fuzzer approach. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-01-27 08:20:48 -08:00
Keith Rothman 48b39c8c4e make format. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-01-27 08:20:48 -08:00
Keith Rothman d6754069bd Expand tilegrid to entire grid. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2019-01-27 08:20:48 -08:00
Alessandro Comodi 145d2c9d61 tilegrid: format fix 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2019-01-15 11:17:32 +01:00
Alessandro Comodi 458b6b3677 tilegrid: optional int propagation for artix/kintex 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2019-01-15 11:16:01 +01:00
Alessandro Comodi 73d77396c0 005-tilegrid/generate_full.py: readded else branch 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2019-01-14 13:25:43 +01:00
Alessandro Comodi 01e5aef7cc 005-tilegrid: format fix 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2019-01-14 13:00:55 +01:00
Alessandro Comodi dfdb23e177 005-tilegrid/generate_full.py: post db fix 
Added possibility to add INT baseaddresses which are not adjacent to any
CLB/BRAM. The addition is performed after the database is populated with
the 'segments' information.

Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2019-01-14 12:58:24 +01:00
Alessandro Comodi f79aa011c1 005-tilegrid/generate_full.py: simplified assertion 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2019-01-14 12:58:24 +01:00
Alessandro Comodi 9e6c62cb4c 005-tilegrid: created a util script 
There is some shared code between add_tdb.py and generate_full.py. To
solve this I have added a util script containing shared code.

Moreover, in the case a block has to be overwritten, the add_tile_bits
function now checks if the two version of the block contain the same
information. If this does not happend the script fails.

Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2019-01-14 12:58:24 +01:00
Alessandro Comodi 67dad57a8e 005-tilegrid: format fix 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2019-01-14 12:58:24 +01:00
Alessandro Comodi 5f59221f0b 005-tilegrid/generate_full: propagating INT 
I have added a way to propagate INT_L base addresses which do not have
an adjacent block

Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2019-01-14 12:58:24 +01:00
John McMaster b501c10fa2 tilegrid iob: generate addresses automatically 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-12-17 16:38:25 -08:00
John McMaster 15c62ba3a0 tilegrid: propagate iob addresses across column 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-12-04 21:03:31 -08:00
John McMaster efddb6df52 tilegrid: fix iob height 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-12-03 19:10:14 -08:00
John McMaster 37128508eb tilegrid: remove iob CENTER_INT from segment 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-12-03 18:56:26 -08:00
John McMaster 2d82438461 iob: LIOB33_SIGN => LIOB33_SING, cleanup func names 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-12-03 18:48:05 -08:00
John McMaster 49aa56712f tilegrid: merge in KR WIP IOB 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-12-03 17:49:08 -08:00
John McMaster 2a38512720 tilegrid: separate tilegrid and address generation 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-12-03 12:09:18 -08:00
John McMaster a77f7bd12e tilegrid: generate products in parallel 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-12-03 12:00:56 -08:00