Commit Graph

80 Commits

Author SHA1 Message Date
Fischer Moseley 78a7cce83a add logic_analyzer_uart example 2023-09-02 11:39:16 -04:00
Fischer Moseley 44a8c57dc5 swap to zipcpu uart_rx 2023-09-02 11:39:16 -04:00
Fischer Moseley 3af6f6ff0c add block_mem_uart example 2023-09-02 11:39:16 -04:00
Fischer Moseley f5ef2bbb49 remove more API calls that don't exist anymore 2023-09-02 11:39:16 -04:00
Fischer Moseley 4b9d941bc5 fix API call that doesn't exist anymore, thanks Joe :) 2023-09-02 11:39:16 -04:00
Fischer Moseley c37a6e5e90 move icestick build steps to makefile 2023-09-02 11:39:16 -04:00
Fischer Moseley 0044ae5884 merge nexys makefile targets 2023-09-02 11:39:16 -04:00
Fischer Moseley 7e707e1fc1 manually specify vivado path in makefile 2023-09-02 11:39:16 -04:00
Fischer Moseley d580419a5b remove lut_mem, clean up examples 2023-09-02 11:39:16 -04:00
Fischer Moseley 8b9abd1b0b update examples, which appear to build :cowboy: 2023-09-02 11:39:16 -04:00
Fischer Moseley 0840786914 enforce consistent folder naming 2023-09-02 11:39:16 -04:00
Fischer Moseley 112bd43963 remove mention of wdata/rdata 2023-09-02 11:39:16 -04:00
Fischer Moseley adf355c633 make examples build 2023-09-02 11:39:16 -04:00
Fischer Moseley f5caca613a simplify uart/ether APIs, improve lazy loading 2023-04-28 14:57:36 -04:00
Fischer Moseley ab58af0bfc add video_sprite_ether example 2023-04-28 14:57:36 -04:00
Fischer Moseley 15aa5f469f add ethernet_tx_tb 2023-04-28 14:57:36 -04:00
Fischer Moseley 9c5ea31d14 enforce consistent naming of lut_mem module 2023-04-28 14:57:36 -04:00
Fischer Moseley 54b97fd120 add working ethernet verilog autogeneration woot woot :) 2023-04-28 14:57:36 -04:00
Fischer Moseley b3d402c1f5 refactor python/hdl structure 2023-04-28 14:57:36 -04:00
Fischer Moseley 7f9012b542 tidy examples 2023-04-28 14:57:36 -04:00
Fischer Moseley 7cd8a2cfa5 tidy up mac stack 2023-04-28 14:57:36 -04:00
Fischer Moseley 6210e3cc39 add working python api for ethernet tx/rx 2023-04-28 14:57:36 -04:00
Fischer Moseley 8e139bba3a add working l2 mac in hardware - need to fix ethertype to get scapy to play nice 2023-04-28 14:57:36 -04:00
Fischer Moseley c507f795f1 add ethernet_tx/rx, semi-working in hardware 2023-04-28 14:57:36 -04:00
Fischer Moseley 0bb3f9c74a clean up mac_tx, working in simulation 2023-04-28 14:57:36 -04:00
Fischer Moseley 64a582c786 add working mac tx 2023-04-28 14:57:36 -04:00
Fischer Moseley dab6e3f272 add working mac testbench - also found a problem in VCD logging 2023-04-28 14:57:36 -04:00
Fischer Moseley 28f40f2b7b add working l2 send in hardware 2023-04-28 14:57:36 -04:00
Fischer Moseley 357b7eed94 refactor logic analyzer a little, add ps2_decoder example, and implement trigger_loc 2023-04-18 01:06:39 -04:00
Fischer Moseley 870d299c74 add docs and add trigger config for logic analyzer 2023-04-17 18:14:31 -04:00
Fischer Moseley 102bdee410 update makefile to match positional args from PATH'd binaries 2023-04-17 18:14:31 -04:00
Fischer Moseley f6f9096895 add batch read/write UART for speedo mode 2023-04-17 18:14:31 -04:00
Fischer Moseley 9cc2357ea4 update command line positional args 2023-04-17 18:14:31 -04:00
Fischer Moseley 7c1e4fc2c0 add logic analyzer playback module auto-generation 2023-04-17 18:14:31 -04:00
Fischer Moseley 9d8836bda3 add prototype simulation replay 2023-04-17 18:14:31 -04:00
Fischer Moseley 1c74d4a714 add running the logic analyzer to the python API 2023-04-17 18:14:31 -04:00
Fischer Moseley d8eeb65b8f fix pipelining in video_sprite exmaple 2023-04-13 18:00:22 -04:00
Fischer Moseley 153ae7e3df video sprite example working! kinda frankensteined tho 2023-04-13 17:02:55 -04:00
Fischer Moseley d3213c6369 update docs site outline 2023-04-12 20:55:09 -04:00
Fischer Moseley c1dcc7faa6 slim down video_sprite example, ready for manta brams 2023-04-12 20:37:43 -04:00
Fischer Moseley 4ece833ea1 add video sprite example 2023-04-12 20:03:22 -04:00
Fischer Moseley db76ce3579 reasonably tidy BRAM core - might be dependent on icarus 13 2023-04-10 17:51:43 -04:00
Fischer Moseley 4837b2787a add (half) working BRAM core example 2023-04-10 17:02:48 -04:00
Fischer Moseley 12f498dc9a add cursed BRAM core implementation 2023-04-10 14:38:29 -04:00
Fischer Moseley 1710da6f87 update makefile to represent new functional sim locations 2023-04-09 22:33:58 -04:00
Fischer Moseley 3c06b74c7a add working io_core over ethernet (rx) 2023-04-09 15:03:54 -04:00
Fischer Moseley ab8582a570 move building examples into makefile, add working logic analyzer test 2023-04-03 23:47:36 -04:00
Fischer Moseley c604614428 autogenerate logic_analyzer and sample_mem 2023-04-03 23:15:09 -04:00
Fischer Moseley c5ceccc980 add icestick lut_ram example 2023-04-03 21:30:59 -04:00
Fischer Moseley aec2850280 update examples directory structure with thoughts from bikeride 2023-04-03 21:29:28 -04:00