Commit Graph

29 Commits

Author SHA1 Message Date
AngeloJacobo e5bd0d74c3 use SIM_MODEL directive to use models during vivado simulation 2025-05-25 09:03:16 +08:00
AngeloJacobo 4be9a30ff8 added files needed for icarus simulation (not yet working) 2025-05-18 15:24:10 +08:00
AngeloJacobo 5c52351bce uncommented default_nettype 2025-03-01 19:32:35 +08:00
AngeloJacobo 99eaa7d103 added IODELAY_GROUP for ODELAY,IDELAY,and IDELAYCTRL 2025-03-01 14:41:00 +08:00
AngeloJacobo 058da90bfc changed SKIP_INTERNAL_TEST to BIST_MODE (0,1, or 2) 2025-02-09 09:45:30 +08:00
AngeloJacobo d8cb6d16d9 update copyright date 2025-01-02 13:18:42 +08:00
AngeloJacobo 3b2ef2afa8 odt[1] generated by separate oserdes to make it routable 2024-12-21 18:24:12 +08:00
AngeloJacobo 7367182640 dual rank enabled is now passing formal and simulation! 2024-12-20 18:56:21 +08:00
AngeloJacobo e89b06defd paremeterized IOSERDES loopback option 2024-10-13 16:42:31 +08:00
Angelo Jacobo 95820556c2
replace ioserdes loopback with logic 2024-10-12 09:43:27 +08:00
AngeloJacobo 8fb24dd180 add copyright on headers 2024-06-09 12:01:30 +08:00
AngeloJacobo 593f56ac4a resolve warning in implementation: not connected to load 2024-06-02 19:20:10 +08:00
Angelo Jacobo d489b867d7
fixed rtoi error in vivado 2024-04-20 12:20:20 +08:00
AngeloJacobo 29ec2d0714 changed to picosecond-based instead of nanoseconds 2023-11-14 14:13:41 +08:00
AngeloJacobo 0cfd8243ab remove all IODELAY_GROUP lines 2023-11-11 11:32:14 +08:00
AngeloJacobo 922d185643 now passes internal test calibration on klusterboard 2023-09-15 19:58:36 +08:00
AngeloJacobo 2ee7e35bc5 add dci reset and optional DCIEN IO buffers 2023-09-05 18:32:30 +08:00
AngeloJacobo e2653d5793 reset for IO is released only after IDELAYCTRL is ready, added also IODELAY_GROUP 2023-08-20 11:09:38 +08:00
AngeloJacobo 411febc1a8 add option for ODELAY_SUPPORTED=0 (for FPGAs without ODELAY) 2023-08-15 19:35:44 +08:00
AngeloJacobo 72dc00742b correct generate indexes 2023-08-04 07:52:31 +08:00
AngeloJacobo e38859ef78 resolved warning from vivado on IOBDELAY 2023-07-19 18:47:24 +08:00
AngeloJacobo 137e30ba36 resolve vivado warnings 2023-07-17 21:39:07 +08:00
AngeloJacobo b80bda4a46 resolve warning from verilator linting 2023-07-16 08:38:20 +08:00
AngeloJacobo 3250d8d368 write dqs toggles for half slow clk cycle at the end, needed when DQ is set to be delayed (non-zero flyby delay) 2023-07-05 16:41:55 +08:00
AngeloJacobo 272711762e add phy for data mask (oserdes -> odelay -> obuf) 2023-06-22 19:51:06 +08:00
AngeloJacobo b9204332b1 made delay tap loadable 2023-06-08 13:52:04 +08:00
Angelo Jacobo 0a43b04f9e
added phy for generating differential o_ddr3_clk 2023-05-29 21:51:48 +08:00
Angelo Jacobo 400a277cdc
added 52ns sync reset (IDELAYCTRL requirement) 2023-05-29 16:19:32 +08:00
Angelo Jacobo f648035e4e
added phy interface (separated from controller) 2023-05-28 16:19:47 +08:00