luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
17,653 Commits 139 Branches 70 Tags 73 MiB
Commit Graph

2671 Commits

Author SHA1 Message Date
Lofty fd6367405e
Merge pull request #6077 from YosysHQ/lofty/abc-refactor-8 
abc_ops_reintegrate: xaiger2 compatibility
 2026-08-10 13:14:40 +00:00
Lofty d1357f171f fix handling of multiple modules 
Co-authored-by: nella <nella@yosyshq.com>
 2026-08-10 10:17:31 +01:00
nella 9c144d59aa Fix OOB read. 2026-08-07 14:29:14 +02:00
nella 7bbb69872c Add regression tests. 2026-08-06 09:14:44 +02:00
Emil J 72ce1b63d7
Merge pull request #6090 from YosysHQ/emil/hierarchy-fix-keep-cache-again 
hierarchy: fix keep cache usage by caching false too 2
 2026-08-05 21:54:55 +00:00
Emil J. Tywoniak 253388a87f hierarchy: fix cache usage by caching false too 2 2026-08-05 23:32:37 +02:00
Catherine f26ef15b2a Revert "hierarchy: regression test for keep cache" 
This reverts commit a27378cff8.
 2026-08-05 16:52:59 +00:00
nella f2cf07584d Improve test coverage. 2026-08-05 12:57:56 +02:00
nella eff7e1f360 Budget SAT effort via shared SatEffortBudget. 2026-08-05 12:57:56 +02:00
nella 8d712e6b79 Add SAT effort test. 2026-08-05 12:57:56 +02:00
Miodrag Milanovic ebf286ab40 Code cleanup 2026-08-04 17:18:22 +02:00
Emil J 468ba27d91
Merge pull request #6078 from YosysHQ/emil/hierarchy-fix-keep-cache 
hierarchy: fix keep cache usage by caching false too
 2026-08-03 15:54:50 +00:00
Emil J. Tywoniak a27378cff8 hierarchy: regression test for keep cache 2026-08-03 17:36:49 +02:00
Lofty 5e6fcf3b36 cleanup 2026-08-03 13:28:33 +01:00
Lofty 6d9f5d1b0c wip 2026-08-03 12:34:01 +01:00
nella abe32c86a0 Merge 'origin/main' into emil/muxpack-fix-chain. 2026-08-03 11:50:21 +02:00
nella 4baff94575 Add nesting test. 2026-07-31 10:31:44 +02:00
nella 250a467518 Attr file:line. 2026-07-31 10:31:44 +02:00
nella 2b5755178f Clean up diagnostics. 2026-07-31 10:31:44 +02:00
Krystine Sherwin bafaa2e95c
tests/alumacc: Use assert-max 2026-07-31 16:59:58 +12:00
Krystine Sherwin 9edae972af
tests/alumacc: Add broad merge test 
Mixes input cells, signedness, input width, output width.
Within the things that are `random.choice`, they *should* always be equivalent, but add a seed arg anyway just in case one day they're not.
 2026-07-31 16:59:58 +12:00
Krystine Sherwin fb560a560f
tests/alumacc: Minor optimizations 2026-07-31 16:59:57 +12:00
Krystine Sherwin 1b9caf4f2c
tests/alumacc: Move opt/temp/alumacc 
Because apparently there's a whole `tests/alumacc` folder.
 2026-07-31 16:59:57 +12:00
Krystine Sherwin b49f321923
tests/opt: Add extra alumacc test 
Checks equivalence when folding an `$lt` (or equivalently a `$gt`) into a `$sub`.
Currently failing, fix incoming.
 2026-07-31 16:59:56 +12:00
Miodrag Milanović 5c15b0b5a1
Merge pull request #6071 from YosysHQ/mmicko/test_disable 
nexus: disable dsp test, takes very long
 2026-07-30 16:34:15 +00:00
Miodrag Milanovic 130e39b06d nexus: disable dsp test, takes very long 2026-07-30 17:46:25 +02:00
Emil J c03bbc3309
Merge pull request #6069 from YosysHQ/emil/liberty-flop-fix-polarity 
read_liberty: fix set&reset polarity
 2026-07-30 15:34:24 +00:00
Emil J. Tywoniak 5f5f8b99b1 liberty: cleanup 2026-07-30 16:44:12 +02:00
nella c1377426c9
Merge branch 'main' into nella/fuse-2 2026-07-29 01:41:37 +02:00
Emil J. Tywoniak 82914a0204 dfflibmap: error on wide registers in design 2026-07-27 22:24:28 +02:00
Emil J. Tywoniak c50290fdab dfflibmap: fix formal verilog test so that it actually maps all flops 2026-07-27 22:08:39 +02:00
Emil J. Tywoniak 1a1d9494da dfflibmap: check formal verilog test actually maps all flops 2026-07-27 22:06:22 +02:00
Emil J 5d2fbf8187
Merge pull request #5961 from YosysHQ/emil/opt_muxtree-fix-reconvergence 
opt_muxtree: fix reconvergence
 2026-07-27 09:08:13 +00:00
nella 511017acc1
Merge branch 'main' into nella/fuse-2 2026-07-24 12:20:35 +02:00
nella 5e59deecc3 Fix test desc. 2026-07-24 12:07:10 +02:00
nella 7defa51862
Merge pull request #6007 from YosysHQ/nella/fix-shift-fold 
Fix wide shift count folded as truncated/signed negative count
 2026-07-24 08:17:11 +00:00
Krystine Sherwin 29a6295d7c
tests/opt: Fix comments 2026-07-23 14:59:12 +12:00
Miodrag Milanović bc14cd7d18
Merge pull request #6062 from YosysHQ/mmicko/tests_only 
Add dependencies to gtests
 2026-07-22 13:39:05 +00:00
Miodrag Milanovic 5574994453 Add dependencies to gtests 2026-07-22 15:03:12 +02:00
drewbabel 3006280d70
xilinx_srl: keep the clock enable on FDRE shift registers 
run_fixed inferred a fixed length shift register from a chain of FDRE
flops but assigned it ENPOL 2, which the cells_map template reads as no
enable and ties the enable high. FDRE has an active high clock enable, so
the shift register shifted every cycle and ignored stalls. Give FDRE and
FDRE_1 chains ENPOL 1 so the active high enable is kept.

Add tests/arch/xilinx/xilinx_srl_enable.ys covering the FDRE path.
 2026-07-20 23:59:40 -07:00
Miodrag Milanović e2c27aaafa
Merge pull request #6042 from YosysHQ/krys/symfpu 
Add `symfpu` pass
 2026-07-20 10:20:23 +00:00
Emil J 5f29546d80
Merge pull request #6050 from YosysHQ/emil/autoname-rewrite 
autoname: rewrite
 2026-07-19 22:10:02 +00:00
Emil J. Tywoniak 8565451ef9 autoname: selection determines what gets renamed, not the name it gets renamed to 2026-07-17 22:48:46 +02:00
Emil J. Tywoniak fb0bb160ad autoname: rewrite 2026-07-17 12:02:43 +02:00
Johan Olby 63457de80e
mul2dsp: normalize operand order 
Move the operand commute that puts the wider operand on A ahead of the
min-width checks. Checking the min-widths first made an asymmetric rule
(DSP_A_MINWIDTH != DSP_B_MINWIDTH) match only products that already had the
wider operand on A; a product in the other order was rejected before the
normalization.
 2026-07-15 16:21:07 +02:00
Krystine Sherwin 9dd5c3a6a4
symfpu: Run pre-commit 2026-07-15 14:56:11 +12:00
Krystine Sherwin e6bd07a49a
tests/symfpu: Switch to generate_mk.py 2026-07-15 14:50:33 +12:00
Krystine Sherwin 613d95b909
symfpu: Test comparisons 2026-07-15 14:50:30 +12:00
Krystine Sherwin 4134436a9f
tests/symfpu: Extra muladd tests 
Switch inputs back to `anyseq`, and add coverage for muladd with constant multiplier output and varying addend (also an assertion).
Use an `ifdef` to control clocked properties (because of the assertion, it's no longer just covers that are clocked).
 2026-07-15 14:50:29 +12:00
Krystine Sherwin b66c0dcc97
tests/symfpu: Testing sqrt 
Coverage supports `sqrt`, including new general rounding detection instead of just inf/ebmin/zero (since they aren't possible with `sqrt`).
More `sqrt` assertions, as well as the addition of `altsqrt` verification.
Some adjustments of macros.
 2026-07-15 14:50:29 +12:00