Gwenhael Goavec-Merou
|
3b3e5efcb2
|
Merge pull request #183 from jrrk2/darwin_cmake_fix
Darwin cmake config is missing Security framework
|
2022-02-24 11:56:04 +01:00 |
Jonathan Kimmitt
|
9226077998
|
Darwin cmake config is missing Security framework
|
2022-02-24 10:41:04 +00:00 |
|
Gwenhael Goavec-Merou
|
4c3d55d408
|
Merge pull request #180 from jrrk2/genesys2
Add board and cable defaults for genesys2
|
2022-02-22 19:04:24 +01:00 |
|
Jonathan Kimmitt
|
e2fc0a3713
|
Merge pull request #2 from unbtorsten/genesys2
add spiOverJtag build process for Kintex7
|
2022-02-22 17:19:28 +00:00 |
Torsten Reuschel
|
d54dae0d2a
|
Merge branch 'jrrk2:genesys2' into genesys2
|
2022-02-22 13:14:35 -04:00 |
unbtorsten
|
255d90b750
|
add spiOverJtag build process for Kintex7 ffg900-2 packages, amend and extend build process for ff676-1 package
|
2022-02-22 13:01:02 -04:00 |
|
Jonathan Kimmitt
|
25c44e409a
|
Merge pull request #1 from unbtorsten/genesys2
Update board.hpp
|
2022-02-22 09:51:47 +00:00 |
|
Torsten Reuschel
|
3cfdfb1856
|
Update board.hpp
Use default cable. This is equivalent to 6MHz setting, albeit more versatile.
|
2022-02-21 23:05:37 -04:00 |
|
jonathan kimmitt
|
d4e8eef676
|
Add board and cable defaults for genesys2
|
2022-02-21 08:11:57 +00:00 |
|
Gwenhael Goavec-Merou
|
52696309bb
|
spiFlashdb: spansion S25FL256S
|
2022-02-21 08:27:33 +01:00 |
|
Gwenhael Goavec-Merou
|
4482deec18
|
doc/cable: move to yml
|
2022-02-20 15:47:35 +01:00 |
|
Gwenhael Goavec-Merou
|
7384573992
|
doc/boards: fix naming format for colorlight-ix boards
|
2022-02-20 15:11:04 +01:00 |
|
Gwenhael Goavec-Merou
|
2800ebbefb
|
Merge pull request #179 from splinedrive/master
add support for colorlight-i9
|
2022-02-20 15:09:51 +01:00 |
Hirosh Dabui
|
7a7f1723ea
|
add support for colorlight-i9
|
2022-02-20 01:41:17 +01:00 |
|
Gwenhael Goavec-Merou
|
fc4f35fe76
|
Merge pull request #178 from rwhitby/qmtechKintex7
Xilinx XC7K325T support
|
2022-02-19 07:48:00 +01:00 |
Rod Whitby
|
6059c9dbfb
|
Remove the Tigard default cable, as the board does not have an on-board JTAG adapter.
|
2022-02-19 17:14:49 +10:30 |
|
Rod Whitby
|
7022e2101a
|
Add support for the QMTech Kintex7 Core Board
|
2022-02-19 14:22:55 +10:30 |
|
Rod Whitby
|
1cb85a5a21
|
Add support for the Spansion S25FL256L flash on the QMTech Kintex 7 board
|
2022-02-19 14:22:26 +10:30 |
|
Rod Whitby
|
18a24c65ea
|
Add spiOverJtag support for Xilinx xc7k325tffg676 part.
|
2022-02-19 13:14:50 +10:30 |
|
Gwenhael Goavec-Merou
|
951c4f0f51
|
Merge pull request #176 from hansemro/zybo_z7
Add digilent_zybo_z7 10/20 support
|
2022-02-16 07:23:03 +01:00 |
Hansem Ro
|
905e96dfec
|
Add digilent_zybo_z7 10/20 support
|
2022-02-15 21:01:11 -08:00 |
|
Gwenhael Goavec-Merou
|
5099b57ce3
|
Merge pull request #174 from tarikgraba/master
Add support for Terasic DE1-SoC board
|
2022-02-09 20:14:38 +01:00 |
TG
|
94ca103360
|
doc: add reference to the Terasic DE1-SoC board
|
2022-02-09 18:40:16 +01:00 |
|
TG
|
89e1fb89d2
|
doc: add Cyclone V SE SoC FPGA to the supported parts
|
2022-02-09 18:40:16 +01:00 |
|
Gwenhael Goavec-Merou
|
56457a4023
|
Merge pull request #173 from rstephan/tables
Nicer layout for the boards/fpga/cables table
|
2022-02-09 18:17:35 +01:00 |
Stephan Ruloff
|
63c9ec01b7
|
Fixed right alignment problem.
|
2022-02-09 17:55:16 +01:00 |
|
TG
|
5aa34c6364
|
board: add Terasic DE1-SoC board
|
2022-02-09 17:22:38 +01:00 |
|
TG
|
d188314ae3
|
part: add altera 5CSEMA5 (cyclone V Soc)
|
2022-02-09 17:21:19 +01:00 |
|
Gwenhael Goavec-Merou
|
a0ef85d516
|
display: use a less dark blue
|
2022-02-09 08:33:21 +01:00 |
|
Gwenhael Goavec-Merou
|
687503673e
|
jtag: for unknown IDCODE display a more complete error
|
2022-02-09 08:32:41 +01:00 |
|
Gwenhael Goavec-Merou
|
0a43d1b797
|
part: add map manufacturer id <-> name
|
2022-02-09 08:32:06 +01:00 |
|
Stephan Ruloff
|
12c5e6ba19
|
Nicer layout for the boards/fpga/cables table
|
2022-02-08 19:31:37 +01:00 |
|
Gwenhael Goavec-Merou
|
498c01889f
|
spiFlash: fix overflow test (#172)
|
2022-02-07 07:44:11 +01:00 |
|
Gwenhael Goavec-Merou
|
68b26106d0
|
Merge pull request #171 from chiplet/master
board: add tangnano1k
|
2022-01-29 20:41:26 +01:00 |
Verneri Hirvonen
|
a385719765
|
doc: tangnano1k doesn't have external flash
|
2022-01-29 17:50:45 +02:00 |
|
Verneri Hirvonen
|
350570ad2d
|
board: add tangnano1k to board_list
|
2022-01-28 13:53:33 +02:00 |
|
Gwenhael Goavec-Merou
|
eaa01ca9bb
|
Merge pull request #170 from DaveBerkeley/master
add device xc6slx16csg324
|
2022-01-28 08:38:33 +01:00 |
Dave Berkeley
|
ed4d8398ac
|
added spiOverJtag_xc6slx16csg324.bit.gz
|
2022-01-28 07:18:44 +00:00 |
|
Verneri Hirvonen
|
a133be582d
|
board: add tangnano1k
|
2022-01-27 23:10:20 +02:00 |
|
Verneri Hirvonen
|
977900954e
|
part: add GW1NZ-1
|
2022-01-27 22:55:21 +02:00 |
|
Gwenhael Goavec-Merou
|
1a51f7b7f0
|
Merge pull request #168 from Martoni/master
Adding two Xilinx development kit AC701 (artix7) and ZC702 (zynq)
|
2022-01-27 18:52:03 +01:00 |
Fabien Marteau
|
dc5eedfdde
|
adding constraints AC701
|
2022-01-27 09:32:59 +01:00 |
|
Dave Berkeley
|
11a85eb19d
|
added spi flash support for xc6slx16csg324
|
2022-01-27 08:19:55 +00:00 |
|
Fabien Marteau
|
db407a4263
|
adding xilinx AC701 development kit
|
2022-01-26 16:42:03 +01:00 |
|
Fabien Marteau
|
f30cca46d8
|
no dash for zedboard fpga name
|
2022-01-26 16:29:35 +01:00 |
|
Fabien Marteau
|
99df282905
|
alphabetical order
|
2022-01-26 16:27:16 +01:00 |
|
Fabien Marteau
|
0d1905425c
|
add board zc702 in board.hpp
|
2022-01-26 16:21:52 +01:00 |
|
Fabien Marteau
|
ed390f468a
|
Adding dev kit Xilinx Zynq-7000 SoC ZC702 Evaluation Kit
|
2022-01-26 16:14:00 +01:00 |
|
Gwenhael Goavec-Merou
|
b4ffe4bf66
|
xilinx: fix typo
|
2022-01-24 18:58:32 +01:00 |
|
Gwenhael Goavec-Merou
|
b91cd00688
|
doc/boards: tang Nano s/4k/9k/g
|
2022-01-22 16:01:16 +01:00 |