Add digilent_zybo_z7 10/20 support
This commit is contained in:
parent
5099b57ce3
commit
905e96dfec
|
|
@ -469,3 +469,17 @@
|
|||
Memory: OK
|
||||
Flash: NA
|
||||
Constraints: ZedBoard
|
||||
|
||||
- ID: zybo_z7_10
|
||||
Description: Digilent Zybo Z7-10
|
||||
URL: https://reference.digilentinc.com/reference/programmable-logic/zybo-z7/start
|
||||
FPGA: zynq7000 xc7z010clg400
|
||||
Memory: OK
|
||||
Flash: NA
|
||||
|
||||
- ID: zybo_z7_20
|
||||
Description: Digilent Zybo Z7-20
|
||||
URL: https://reference.digilentinc.com/reference/programmable-logic/zybo-z7/start
|
||||
FPGA: zynq7000 xc7z020clg400
|
||||
Memory: OK
|
||||
Flash: NA
|
||||
|
|
|
|||
|
|
@ -118,6 +118,8 @@ static std::map <std::string, target_board_t> board_list = {
|
|||
JTAG_BOARD("nexysVideo", "xc7a200tsbg484", "digilent_b", 0, 0, CABLE_DEFAULT),
|
||||
JTAG_BOARD("kc705", "", "digilent", 0, 0, CABLE_DEFAULT),
|
||||
JTAG_BOARD("zc702", "xc7z020clg484", "digilent", 0, 0, CABLE_DEFAULT),
|
||||
JTAG_BOARD("zybo_z7_10", "xc7z010clg400", "digilent", 0, 0, CABLE_DEFAULT),
|
||||
JTAG_BOARD("zybo_z7_20", "xc7z020clg400", "digilent", 0, 0, CABLE_DEFAULT),
|
||||
JTAG_BOARD("colorlight", "", "", 0, 0, CABLE_DEFAULT),
|
||||
JTAG_BOARD("colorlight-i5", "", "cmsisdap", 0, 0, CABLE_DEFAULT),
|
||||
JTAG_BOARD("crosslinknx_evn", "", "ft2232", 0, 0, CABLE_DEFAULT),
|
||||
|
|
|
|||
Loading…
Reference in New Issue