Fischer Moseley
|
10593c768e
|
logic_analyzer: fix #35, patch typos in trigger set logic
|
2025-04-08 11:18:44 -06:00 |
Fischer Moseley
|
b9a7e75355
|
examples: fix #37, use proper indexing in Amaranth examples
|
2025-04-06 20:15:08 -06:00 |
Fischer Moseley
|
9611c0b554
|
uart: fix #36, explicitly handle scientific notation in YAML config
|
2025-04-06 18:28:29 -06:00 |
Fischer Moseley
|
e11d9a8315
|
ci: fix typo
|
2024-12-03 22:35:16 -08:00 |
Fischer Moseley
|
5565a934f7
|
docs: use absolute logo path
|
2024-12-03 20:05:26 -08:00 |
Fischer Moseley
|
91d2f80dcc
|
meta: update pyproject.toml
|
2024-12-03 19:50:04 -08:00 |
Fischer Moseley
|
77b329438a
|
ci: remove unnecessary codecov.yml
|
2024-11-29 11:05:47 -07:00 |
Fischer Moseley
|
63efac4e92
|
ci: install manta in editable mode
|
2024-11-29 11:05:47 -07:00 |
Fischer Moseley
|
38808b9e5e
|
ci: show coverage report in CI, explicitly specify test directory
|
2024-11-29 11:05:47 -07:00 |
Fischer Moseley
|
0fb3cb0418
|
ci: explicitly specify src/ as coverage directory
|
2024-11-29 11:05:47 -07:00 |
Fischer Moseley
|
eddfa0bf6b
|
ci: generate XML coverage report for codecov
|
2024-11-29 11:05:47 -07:00 |
Fischer Moseley
|
7015be8fe9
|
meta: update package name on PyPI
|
2024-11-28 09:40:40 -08:00 |
Fischer Moseley
|
1e9e7081ed
|
docs: update package name in installation instructions
|
2024-11-27 21:30:12 -08:00 |
Fischer Moseley
|
f43732354d
|
meta: fix coverage path
|
2024-11-27 20:56:20 -08:00 |
Fischer Moseley
|
cb7e1e4c2a
|
meta: bump version to 1.1.0 ahead of release
|
2024-11-27 18:17:30 -08:00 |
Fischer Moseley
|
56223132c0
|
ci: run pre-commit on all files in CI
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
f91f7c5fbb
|
meta: add pre-commit, commit changes it makes
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
5759da568d
|
tests: remove redundant test_toolchains test
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
9937269c19
|
ethernet: add individual methods for each flavor of MII
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
a80bd399e7
|
examples: determine divider.sv path at runtime
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
ccecc16726
|
ethernet: fix path to divider.sv
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
da21a3a414
|
ethernet: load divider.sv via symlink
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
363bef8d87
|
ethernet: add HWITL ethernet test
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
2761507803
|
tests: add ethernet_io_core to build_examples test
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
56e9ed85e5
|
meta: deprecate Python 3.8
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
1a8292fb37
|
ethernet: inject Ethernet module definition during elaboration
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
c65c8f1351
|
ethernet: add initial (working!) amaranth-native design
|
2024-11-27 19:10:52 -07:00 |
Fischer Moseley
|
9ac3181502
|
examples: fix typos
|
2024-11-07 09:50:55 -07:00 |
Fischer Moseley
|
599384ecc2
|
logic_analyzer: add and use clock_freq property
|
2024-10-12 14:37:14 -07:00 |
Fischer Moseley
|
3fab791329
|
readme: add codecov badge
|
2024-10-08 10:59:02 -07:00 |
Fischer Moseley
|
dc0f79374a
|
ci: install dev dependencies to obtain mkdocstrings
|
2024-10-08 10:48:01 -07:00 |
Fischer Moseley
|
746d4cf1d5
|
logic_analyzer: fix missing import
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
4b7c03e722
|
logic_analyzer: pass interface when constructing LogicAnalyzerCapture
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
583d9e0d83
|
logic_analyzer: tidy some formatting/typos from rebase
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
cfbf372862
|
uart: remove flaky nexys4ddr baudrate mismatch test case
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
d450221ed8
|
tests: fix test_config_export
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
9d2ec45689
|
uart: add stall_interval parameter and tests
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
1c1c514a39
|
logic_analyzer: only set triggers if extra info provided in config
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
0cb58c169e
|
logic_analyzer: add set_triggers method, simplify trigger validation
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
cf62dd07bb
|
logic_analyzer: default to immediate instead of single-shot, add intelligence to to_config()
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
586cdb9817
|
docs: wordsmithing
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
6b426306be
|
doc: reference use cases/examples in index.md
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
9153270adc
|
meta: formatting
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
2b4d8b56ec
|
docs: update Ethernet Interface
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
3148aa0055
|
docs: update UART Interface
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
b83cb0b0a2
|
docs: update layout and references for LogicAnalyzerCore docs
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
b4ef5502c1
|
docs: update memory_core
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
2c124200da
|
docs: autogenerate Python API docs, update IO core docs
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
4adda3639a
|
docs: document amaranth-based flow
|
2024-10-08 11:42:10 -06:00 |
Fischer Moseley
|
0806deeb97
|
ethernet: move LiteEth core connections from Signals to IOPorts
|
2024-10-08 11:42:10 -06:00 |