luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
4,886 Commits 5 Branches 63 Tags
86588619fd7ae20dda436726f92e4d102dc17c08
Commit Graph
3965 Commits
Author SHA1 Message Date
FriedrichWu 86588619fd first commt 2024-11-17 10:35:01 +01:00
FriedrichWu f56460bb94 make code clean 2024-11-12 17:02:02 +01:00
FriedrichWu 1f1f064036 fix clk csb overlap problem 2024-10-31 09:44:11 +01:00
FriedrichWu 434063656f fix bugs in channel routing, which will add strange shape in m2 at dff pins 2024-10-31 09:43:34 +01:00
FriedrichWu 61f5ff6ec4 updata io_pin_placer 2024-10-30 13:24:53 +01:00
FriedrichWu ee6be23cfa first comment 2024-09-17 11:54:30 +02:00
FriedrichWu 20e454925a add io placer 2024-09-05 10:14:00 +02:00
FriedrichWu 6743049d44 clean version 2024-09-05 10:08:59 +02:00
FriedrichWu 0ae194f17c Simple version fix 2024-08-20 09:28:48 +02:00
FriedrichWu 725c4423cf fix 2024-07-30 16:11:40 +02:00
FriedrichWu e3170abd01 Simple version without lvs(rutiime problem with magic 2024-07-30 15:04:47 +02:00
FriedrichWu e6ca825157 recrusive placement of dffs-naive edition 2024-07-22 10:44:06 +02:00
FriedrichWu fb7f92394b fix the [0] problem in spare_wen 2024-07-15 14:59:25 +02:00
FriedrichWu 8ecdc939d0 temp_fix of gds/lef cell name not unique problem, not elegant 2024-07-10 13:30:23 +02:00
FriedrichWu 4efc0e688b fix the lef file problem partly, spare_wen0[0] left 2024-07-03 21:14:32 +02:00
FriedrichWu f69f8de000 first commit 2024-06-26 17:40:22 +02:00
FriedrichWu 3ee769a771 first commit 
change one sram into several single macros
 2024-06-21 13:48:42 +02:00
mole99 85e242fa27 Add gf180mcu ROM example 2024-02-03 11:31:58 +01:00
Eren Dogan 0cf60a6a18 Give u+x permissions for rom tests 2024-01-20 17:49:52 -08:00
Eren Dogan 55e5c425e9 Fix same file error and enable passing tests 2024-01-20 08:38:18 -08:00
Eren Dogan 14c219d9f1 Enable working tests from disabled stamps 2024-01-19 15:16:30 -08:00
Eren Dogan 855139bc4e Add Makefile target to run broken tests only 2024-01-19 15:15:52 -08:00
Eren Dogan 0a1de57cae Update copyright year 2024-01-03 14:32:44 -08:00
mole99 8032fa75a4 Add LEF output for ROM 2023-12-21 08:07:49 +01:00
Hadir Khan 9d6052b86c fix for matching the layout vs verilog port names for rom 2023-12-20 15:30:07 -08:00
Eren Dogan efd43c3191 Merge branch 'dev' into issue_fix 2023-12-06 13:30:22 -08:00
Eren Dogan 7531e38cad Remove unused local variable 2023-12-05 11:18:58 -08:00
Eren Dogan 39a66fcb87 Fix some lint errors 2023-12-05 11:16:22 -08:00
Eren Dogan 6cfb22959c Remove unused imports 2023-12-05 11:08:32 -08:00
SWalker 6bd437cfa8 Fixed bug that made metal-metal vias think they were well contacts 2023-11-07 14:27:11 -08:00
SWalker b9570b8ddf removed gf180 specific code from ptx 2023-11-07 01:01:05 -08:00
SWalker ce1861f342 proper output rom bank output layer 2023-10-31 23:24:21 -07:00
SWalker d161cc55a5 fixed missing broken stamp 2023-10-31 23:24:21 -07:00
SWalker a45e16bff5 re-added rom tests to regression ignore for freepdk45 2023-10-31 23:24:21 -07:00
SWalker 26068fd2e1 more ptx fixes 2023-10-31 23:24:21 -07:00
SWalker b453aa23c2 fix ptx minwidth calculation for freepdk45 2023-10-31 23:24:21 -07:00
SWalker 5378a308c1 updated gitignore and regression make to ignore gf180. Fixed issue with rom decoder routing 2023-10-31 23:24:21 -07:00
SWalker 1f35855c6d remove old rom test 2023-10-31 23:24:21 -07:00
SWalker 9b99e6c124 bunch of cleanups to core rom classes 2023-10-31 23:24:21 -07:00
SWalker ddba3b3718 move vdd pins around to make routing nice 2023-10-31 23:24:21 -07:00
SWalker 5c22e382b5 add parameter to make routing horizonal vdd rails easier 2023-10-31 23:24:21 -07:00
SWalker 4b3af38727 change min rail to contact spacing for long gf180 contact extend 2023-10-31 23:24:21 -07:00
SWalker 565e3f6814 flatten ptx in extraction and renumber test based on importance 2023-10-31 23:24:21 -07:00
SWalker 3271c5e73c fixing drc on rom bank, mostly spacing tweaks 2023-10-31 23:24:21 -07:00
SWalker 75f7a5847f fixing contact placement for gf180 in rom 2023-10-31 23:24:21 -07:00
Sage Walker b279791762 added control buf test 2023-10-31 23:24:21 -07:00
SWalker a544abebf7 fixed contact area issue 2023-10-31 23:24:21 -07:00
Sage Walker cb8567c66f spacing tweaks for gf180 address control gate 2023-10-31 23:24:21 -07:00
Sage Walker d6cb15c82d Switched to GF180D for extra metal layers, Fixed drc parameters so contacts are valid. ptx.py modified to achieve proper layer placement with gf180. ROM array and precharge DRC clean. 2023-10-31 23:24:21 -07:00
Sage Walker 0040efb86f workaround for magic drc in gf180 2023-10-31 23:24:21 -07:00