luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 01:48:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

workaround for magic drc in gf180

Browse Source
This commit is contained in:
Sage Walker
2023-10-31 23:24:21 -07:00
committed by SWalker
parent b0a0226e87
commit 0040efb86f
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/verify/magic.py
+3
View File
@@ -188,6 +188,9 @@ def write_drc_script(cell_name, gds_name, extract, final_verification, output_pa
f.write("expand\n")
f.write('puts "Finished expanding"\n')
f.write("drc euclidean on\n")
# Workaround to address DRC CIF style not loading if 'drc check' is run before catchup
if OPTS.tech_name=="gf180mcu":
f.write("drc catchup\n")
f.write("drc check\n")
f.write('puts "Finished drc check"\n')
f.write("drc catchup\n")