luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

Add gf180mcu ROM example

Browse Source
This commit is contained in:
mole99
2024-02-03 11:31:58 +01:00
parent b6a6f12642
commit 85e242fa27
8 changed files with 48 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/rom_bank.py
+2 -2
View File
@@ -15,7 +15,7 @@ from openram.base import lef
from openram import OPTS, print_time
from openram.sram_factory import factory
from openram.tech import spice
from openram.tech import drc, layer, parameter
from openram.tech import drc, layer, parameter, lef_rom_interconnect
class rom_bank(design, rom_verilog, lef):
@@ -28,7 +28,7 @@ class rom_bank(design, rom_verilog, lef):
def __init__(self, name, rom_config):
super().__init__(name=name)
lef.__init__(self, ["m1", "m2", "m3", "m4"])
lef.__init__(self, lef_rom_interconnect)
self.rom_config = rom_config
rom_config.set_local_config(self)
compiler/rom.py
+1
View File
@@ -152,6 +152,7 @@ class rom():
start_time = datetime.datetime.now()
from shutil import copyfile
copyfile(OPTS.config_file, OPTS.output_path + OPTS.output_name + '.py')
os.makedirs(os.path.dirname(OPTS.output_path + self.rom_data), exist_ok=True)
copyfile(self.rom_data, OPTS.output_path + self.rom_data)
debug.print_raw("Config: Writing to {0}".format(OPTS.output_path + OPTS.output_name + '.py'))
print_time("Config", datetime.datetime.now(), start_time)