 Bugra Onal
|
78d4e2aa8b
|
Cleaned up tests dir after bad run
|
2022-07-08 17:03:53 -07:00 |
|
|
Bugra Onal
|
4028534a84
|
Fixed verilog filename double extension
|
2022-07-08 17:01:30 -07:00 |
|
|
Bugra Onal
|
289f48c3f3
|
Merge branch 'multibank' of github.com:VLSIDA/PrivateRAM into multibank
|
2022-07-08 14:23:05 -07:00 |
|
|
Bugra Onal
|
3647acda9e
|
Fixed globals conflict
|
2022-07-08 14:17:51 -07:00 |
|
|
Bugra Onal
|
a1645570a8
|
Replaced instances of addr_size with bank_addr
|
2022-07-08 13:55:02 -07:00 |
|
|
Bugra Onal
|
660226c192
|
Set write_size default to word_size
|
2022-07-08 13:54:56 -07:00 |
|
|
Bugra Onal
|
2c6d3223ea
|
Added conditional sections to template
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
34f28554ad
|
Multibank file generation (messy)
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
3b43cefdc5
|
modified template engine & sram multibank class
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
3805db072a
|
Template section clone method
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
a7db6d182e
|
Template section clone method
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
5bbb8eae4c
|
TEmplate rework
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
41d04f88f4
|
Base-verilog
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
4afa391a87
|
Base template additions
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
e6ca67e945
|
Verilog Template additions
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
31bf5364ee
|
Base verilog template init
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
16512bc4ee
|
Template module done
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
a69a016d9f
|
Bank select
|
2022-07-08 13:51:07 -07:00 |
|
|
Bugra Onal
|
38a035a7da
|
Templatable verilog file
|
2022-07-08 13:51:07 -07:00 |
|
 mrg
|
ac86ad0e8a
|
Move pdk installation inside docker to use Magic from docker image.
|
2022-06-21 12:10:15 -07:00 |
|
|
Bugra Onal
|
3ebb719535
|
Added conditional sections to template
|
2022-06-16 15:12:43 -07:00 |
|
|
mrg
|
dc9ae6cd1a
|
Increase column width in netgen LVS scripts
|
2022-06-16 10:30:58 -07:00 |
|
|
Bugra Onal
|
22c01d7f27
|
Multibank file generation (messy)
|
2022-06-14 17:57:04 -07:00 |
|
|
mrg
|
cf03454ecf
|
Don't add wdriver_sel_n pins which aren't used.
|
2022-06-10 09:18:40 -07:00 |
|
|
Bugra Onal
|
3dd65b1a01
|
modified template engine & sram multibank class
|
2022-06-09 21:40:19 -07:00 |
|
|
mrg
|
e744ffd6ea
|
Move mount to shared target in openram.mk
|
2022-06-09 06:44:23 -07:00 |
|
|
mrg
|
d30f05a1ae
|
Update power layer on li for sky130
|
2022-06-08 17:19:26 -07:00 |
|
|
mrg
|
9e3a28237f
|
Update port data test for sky130 single port
|
2022-06-08 17:18:53 -07:00 |
|
|
mrg
|
00ca2d45b6
|
Extract unique is option not command.
|
2022-06-08 15:06:06 -07:00 |
|
|
mrg
|
4814cf6eac
|
Merge branch 'sky130_fixes' into dev
|
2022-06-08 14:27:30 -07:00 |
|
|
mrg
|
280582d4d6
|
Add missing via in dff array
|
2022-06-08 14:24:17 -07:00 |
|
|
mrg
|
76bc4e1fc2
|
Only do one extract. Flatten transistors since bug fixed in magic.
|
2022-06-08 14:23:50 -07:00 |
|
|
mrg
|
ad6633ddca
|
Update versions of tools. Fix supply bug in predecode.
|
2022-06-08 13:50:25 -07:00 |
|
 Jesse Cirimelli-Low
|
fbe3032246
|
add case for single spare col spare_wen_dff i/o
|
2022-05-26 12:18:47 -07:00 |
|
|
mrg
|
1bab395946
|
Merge branch 'sky130_fixes' into dev
|
2022-05-24 09:12:37 -07:00 |
|
|
mrg
|
cb3d7b9d5d
|
Add spares for sky130 unit tests.
|
2022-05-23 17:27:26 -07:00 |
|
|
mrg
|
b84b4dab43
|
Fail on pin mismatch too.
|
2022-05-23 16:28:28 -07:00 |
|
|
mrg
|
8c85230033
|
Remove experimental power option.
|
2022-05-23 10:08:35 -07:00 |
|
|
mrg
|
51b0f125fb
|
Add offset to 0,0 that was inadvertantly removed for router debug.
|
2022-05-23 09:59:41 -07:00 |
|
|
mrg
|
735d66c9f1
|
Start dff array supplies on first rather than second bit.
|
2022-05-17 15:54:54 -07:00 |
|
|
mrg
|
3e02a0e7df
|
Update column decoder and dff array supplies
|
2022-05-17 15:49:50 -07:00 |
|
|
mrg
|
c8905c410a
|
Fix case where distance is zero length comparison
|
2022-05-17 15:49:06 -07:00 |
|
|
mrg
|
f1f4453d14
|
Add column decoder module with power supply straps.
|
2022-05-17 13:32:19 -07:00 |
|
|
mrg
|
8217a84165
|
Uniquify overlap points during segment overlap computation.
|
2022-05-17 13:31:23 -07:00 |
|
|
mrg
|
9b592ab432
|
Fix missing hash recompute in vector class.
|
2022-05-17 13:30:41 -07:00 |
|
|
mrg
|
bed12d2a9e
|
pbitcell vdd/gnd are on layer m1 only.
|
2022-05-16 17:02:53 -07:00 |
|
|
mrg
|
bdd334bce9
|
Add layer and directions to pbitcell
|
2022-05-16 16:11:13 -07:00 |
|
|
mrg
|
4be075e586
|
Overlap length can include a rectangle overlap.
|
2022-05-16 14:57:32 -07:00 |
|
|
mrg
|
3101643964
|
Check for no pins and fix closest pin return type
|
2022-05-13 14:34:26 -07:00 |
|
|
mrg
|
74c2c5ae0e
|
Don't double prefix a name
|
2022-05-13 14:32:52 -07:00 |
|