OpenRAM/compiler
Bugra Onal 4028534a84 Fixed verilog filename double extension 2022-07-08 17:01:30 -07:00
..
base Merge branch 'multibank' of github.com:VLSIDA/PrivateRAM into multibank 2022-07-08 14:23:05 -07:00
bitcells pbitcell vdd/gnd are on layer m1 only. 2022-05-16 17:02:53 -07:00
characterizer Replaced instances of addr_size with bank_addr 2022-07-08 13:55:02 -07:00
custom Added SA parameters for CACTI delay. Fixed syntax issues in several modules. Fixed issue with slew not being propogated to the next delay stage. 2021-09-07 15:56:27 -07:00
datasheet Merge branch 'dev' into automated_analytical_model 2021-02-01 01:49:45 -08:00
drc Replaced cacti tech params with already existing params. Added an existence check in design_rules. 2021-07-27 14:31:22 -07:00
gdsMill Add technology parameter for library prefix during uniquification of GDS 2021-07-12 11:01:51 -07:00
model_configs Added shared config which is imported in all model configs. Shared config only hold model type for now. 2021-09-15 13:00:51 -07:00
modules Replaced instances of addr_size with bank_addr 2022-07-08 13:55:02 -07:00
pgates Leave supply routing to new helper functions. 2022-05-11 11:01:14 -07:00
router Fix case where distance is zero length comparison 2022-05-17 15:49:06 -07:00
sram Fixed verilog filename double extension 2022-07-08 17:01:30 -07:00
tests Merge branch 'multibank' of github.com:VLSIDA/PrivateRAM into multibank 2022-07-08 14:23:05 -07:00
verify Increase column width in netgen LVS scripts 2022-06-16 10:30:58 -07:00
verilog_template Added conditional sections to template 2022-07-08 13:51:07 -07:00
Makefile Move tests to test Makefile 2021-11-03 11:36:19 -07:00
debug.py Skywater changes. 2021-03-22 15:48:14 -07:00
gen_stimulus.py Update copyright year. 2021-01-22 11:23:28 -08:00
globals.py Fixed globals conflict 2022-07-08 14:17:51 -07:00
model_data_util.py Fixed units in LIB files when cacti is selected as the model. Changed model data gather to only use the extended config. 2021-09-20 16:35:16 -07:00
openram.py Rework replica_bitcell_array supplies 2022-04-19 08:50:11 -07:00
options.py Remove experimental power option. 2022-05-23 10:08:35 -07:00
printGDS.py Add printGDS script to aid debugging things. 2020-12-02 11:52:38 -08:00
processGDS.py Make default no magnification to text. PEP8 Cleanup 2020-12-09 11:42:28 -08:00
run_profile.sh Convert pin map to a set for faster membership. 2019-04-01 15:45:44 -07:00
sram_factory.py Update copyright year. 2021-01-22 11:23:28 -08:00
uniquifyGDS.py Add technology parameter for library prefix during uniquification of GDS 2021-07-12 11:01:51 -07:00
view_profile.py Update copyright year. 2021-01-22 11:23:28 -08:00