luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,313 Commits 4 Branches 63 Tags 78 MiB
Commit Graph

1313 Commits

Author SHA1 Message Date
Jennifer Eve Sowash 2534a32e20 pdriver.py passes resgression tests. Size and number of inverters has been added. 2018-12-03 12:55:48 -08:00
Jennifer Eve Sowash da631618b6 Merge branch 'pdriver' of https://github.com/VLSIDA/PrivateRAM into pdriver 2018-12-03 09:14:13 -08:00
Jennifer Sowash 887674aa85 Added pdriver.py for testing. 2018-12-03 09:11:12 -08:00
Jennifer Eve Sowash 524334d24d Merge branch 'dev' into pdriver 2018-11-26 13:15:47 -08:00
Matt Guthaus 21fec02dc7 Remove job from coverage badge URL. 2018-11-21 06:38:39 -08:00
Matt Guthaus 3864e45aec Duh. Forgot coverage report. 2018-11-20 20:58:52 -08:00
Matt Guthaus c9f2b0e455 Revert source paths to build dir 2018-11-20 19:48:33 -08:00
Matt Guthaus e242d18dcb Specify period in artifact filename 2018-11-20 18:17:36 -08:00
Matt Guthaus 20a65fe7b2 Add source path with env variables 2018-11-20 17:47:18 -08:00
Matt Guthaus d34583093e Add coverage job to badges 2018-11-20 17:41:31 -08:00
Matt Guthaus 9a24ce8bc9 Add gitlab paths to combine different source locations 2018-11-20 17:39:37 -08:00
Matt Guthaus f1022d0cb0 Multiple stages to gitlab-ci. Combine coverage artifacts to generate html coverage. 2018-11-20 16:49:03 -08:00
Matt Guthaus 1659f66070 Add local badges 2018-11-20 16:02:11 -08:00
Matt Guthaus a4a97ceb27 Missing bracket 2018-11-20 15:52:46 -08:00
Matt Guthaus 0c045815d2 Add python badge 2018-11-20 15:51:17 -08:00
Matt Guthaus 05ee7745c6 Source tool setup before script 2018-11-20 15:42:46 -08:00
Matt Guthaus 043e468818 Forgot coverge run statement 2018-11-20 15:41:05 -08:00
Matt Guthaus 5eedce7dc3 Change pwd to backticks 2018-11-20 15:39:53 -08:00
Matt Guthaus 770e824c49 Add entire wqscript to yml file 2018-11-20 15:37:09 -08:00
Matt Guthaus 8fde15a7e3 Add coverage artifact 2018-11-20 15:25:00 -08:00
Matt Guthaus 0bb612d9e4 Remove tabs in yml file 2018-11-20 15:20:55 -08:00
Matt Guthaus b5d9a0e5ee Do only coverage with scn4m_subm 2018-11-20 15:19:36 -08:00
Matt Guthaus d6bcba4326 Add first attempt at code coverage. 2018-11-20 15:12:14 -08:00
Jennifer Eve Sowash bb7773ca7f Editted pbuf.py to pass regression. 2018-11-20 14:39:11 -08:00
Matt Guthaus b8299565eb Use grid furthest from blockages when blocked pin. Enclose multiple connectors. 2018-11-19 17:32:55 -08:00
Matt Guthaus 20d4e390f6 Add bounding box of connector for when there are multiple connectors 2018-11-19 15:45:07 -08:00
Matt Guthaus 2694ee1a4c Add all insufficient grids that overlap the pin at all 2018-11-19 15:43:19 -08:00
Matt Guthaus a47509de26 Move via away from cell edges 2018-11-19 15:42:22 -08:00
Matt Guthaus 6a7d721562 Add new bbox routine for pin enclosures 2018-11-19 09:28:29 -08:00
Matt Guthaus 4630f52de2 Use array ur instead of bank ur to pace row addr dff 2018-11-19 08:41:26 -08:00
Matt Guthaus 7709d5caa7 Move row addr dffs to top of bank to prevent addr route problems 2018-11-18 10:02:08 -08:00
Matt Guthaus ba8bec3f67 Two m1 pitches at top of control logic 2018-11-18 09:30:27 -08:00
Matt Guthaus c677efa217 Fix control logic center location. Fix rail height error in write only control logic. 2018-11-18 09:15:03 -08:00
Matt Guthaus 047d6ca2ef Must channel rout the column mux bits since they could overlap 2018-11-16 16:21:31 -08:00
Matt Guthaus b89c011e41 Add psram 1w/1r test. Fix bl/br port naming errors in bank. 2018-11-16 15:31:22 -08:00
Matt Guthaus 8f28f4fde5 Don't always add all 3 types of contorl. Add write and read only port lists. 2018-11-16 15:03:12 -08:00
Matt Guthaus b13d938ea8 Add m3m4 short hand in design class 2018-11-16 14:10:49 -08:00
Matt Guthaus 4997a20511 Must set library cell flag for netlist only mode as well 2018-11-16 13:37:17 -08:00
Matt Guthaus ca750b698a Uniquify bitcell array 2018-11-16 12:52:22 -08:00
Matt Guthaus e040fd12f9 Bitcell and bitcell array can be named the same. 2018-11-16 12:00:23 -08:00
Matt Guthaus 5e0eb609da Check for single top-level structure in vlsiLayout. Don't allow dff_inv and dff_buf to have same names. 2018-11-16 11:48:41 -08:00
Matt Guthaus ee9aad1b21 Errors in contributors. 2018-11-16 08:26:09 -08:00
Matt Guthaus 26814f92ef Clarify basic setup instructions. 2018-11-16 08:25:04 -08:00
Matt Guthaus 63038480fc Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport_layout 2018-11-16 08:23:54 -08:00
Matt Guthaus ff67e772fa Fix extra escape in README 2018-11-15 17:28:06 -08:00
Matt Guthaus 68ac7e5955 Fix offset of column decoder with new mirroring 2018-11-15 17:27:58 -08:00
Matt Guthaus 43472dfa46 Modify sense amp to cross coupled inverter 2018-11-15 16:55:18 -08:00
Matt Guthaus 65d341619c Fix typos in README 2018-11-15 15:48:15 -08:00
Matt Guthaus 712b71c5ca Mirror port 1 column decoder in X and Y 2018-11-15 15:26:59 -08:00
Matt Guthaus 347a68074c Merge remote-tracking branch 'origin/dev' into multiport_layout 2018-11-15 15:25:34 -08:00