luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
18,222 Commits 137 Branches 66 Tags 47 MiB
Commit Graph

2228 Commits

Author SHA1 Message Date
Akash Levy 5e7e172570
Merge pull request #133 from Silimate/sim 
Better support for arrays in RTL + VCD
 2026-03-30 15:12:11 -07:00
Stan Lee 857f356f1f remove ambiguity in implementation 2026-03-30 12:26:44 -07:00
Stan Lee 01f0fd751f fixes for arrays 2026-03-30 12:13:50 -07:00
Akash Levy 0ed1f1bfa4 Smallfixes 2026-03-23 03:51:49 -07:00
Akash Levy 91739e79cb Safe parameter extraction in mem_from_cell 2026-03-23 03:30:55 -07:00
Akash Levy fc320a7e8e
Merge pull request #123 from Silimate/accessor_helpers 
adding more fast Cell accessors and small refactoring to reduce code dup
 2026-03-19 17:40:18 -04:00
Akash Levy 00e67a30d0
Merge pull request #121 from Silimate/autoscope 
dump the number of scopes/signals in the search space
 2026-03-16 13:33:40 -07:00
Stan Lee e5d3bb954e correction 2026-03-16 12:05:27 -07:00
tondapusili 29b182fd9b adding more fast Cell accessors and small refactoring to reduce code dup 2026-03-16 10:47:54 -07:00
tondapusili 5d25ae4db6 rtlil: add fast Cell accessors and SigSpec::const_ratio() 2026-03-13 15:56:55 -07:00
Stan Lee bcf71dea85 dump the number of scopes/signals in the search space 2026-03-13 11:15:46 -07:00
Akash Levy 168d64ab19
Merge pull request #120 from Silimate/is_mostly_const_param 
rtlil: parameterize SigSpec::is_mostly_const
 2026-03-06 18:37:18 -08:00
tondapusili e394197bc5 rtlil: parameterize SigSpec::is_mostly_const 2026-03-06 15:51:58 -08:00
Stan Lee b7984f12f8 greptile 2026-03-06 12:19:17 -08:00
Stan Lee 1592125e71 fix err 2026-03-06 10:36:29 -08:00
Stan Lee 69145403df more updates 2026-03-06 10:32:28 -08:00
Stan Lee c9330dc36f oop 2026-03-06 10:30:49 -08:00
Stan Lee 20c1f3212f cleaner with warning 2026-03-06 10:23:31 -08:00
Stan Lee cb3853fca0 improvements to autoscope 2026-03-06 09:51:45 -08:00
Stan Lee a01d0b2935 autoscope supports top-level fork scope ports 2026-03-04 10:25:53 -08:00
Akash Levy 958f1c608a
Merge pull request #116 from Silimate/autoscope 
Autoscope
 2026-03-03 20:49:13 -08:00
Akash Levy 1de7182d14
Merge pull request #114 from Silimate/vcd-fork 
Vcd fork
 2026-03-03 20:48:44 -08:00
Stan Lee 7e8331dd95 greptile 2026-03-03 15:15:26 -08:00
Stan Lee a1470e14fe typos 2026-03-02 12:57:37 -08:00
Stan Lee a449e6ab38 always dump available scopes 2026-03-02 12:19:09 -08:00
Stan Lee 83e05a6509 fixes 2026-03-02 12:07:59 -08:00
Stan Lee da25b800bc finalized 2026-03-02 11:05:44 -08:00
Stan Lee 6594ff508f improvement 2026-03-02 00:42:34 -08:00
Akash Levy 7d96a7f73c Update aigmap to go a lot faster using aig template cache and uniquify cache 2026-03-01 22:35:06 -08:00
Stan Lee c459a74c13 autoscoping 2026-03-01 15:39:35 -08:00
Stan Lee 8ee71ddc7f bugfix 2026-02-27 12:19:14 -08:00
Stan Lee 93af5a5232 in order 2026-02-27 12:17:43 -08:00
Stan Lee c42d2c2d03 support for nested structs 2026-02-27 11:54:43 -08:00
Stan Lee d36e2f7d17 resolve accidental change 2026-02-27 11:40:13 -08:00
Stan Lee 03ce300b49 another indent 2026-02-27 11:29:31 -08:00
Stan Lee fa1267e0cb fix indents 2026-02-27 11:27:37 -08:00
Stan Lee ae3b9b74e2 ready 2026-02-27 11:25:10 -08:00
Stan Lee 48894488f1 better method for assigning fsthandles 2026-02-27 11:25:10 -08:00
Stan Lee 0aaca679ce better but not ideal 2026-02-27 11:25:10 -08:00
Stan Lee 5bdc2d3451 working implementation that i will improvee further 2026-02-27 11:25:10 -08:00
Akash Levy 0b46d8b201
Merge pull request #109 from Silimate/clkgate_attr 
Added is_clock_gated attr to flops created via clockgate.cc pass
 2026-02-20 17:02:02 -08:00
AdvaySingh1 8f5b8cb46c Added is_clock_gated attr to flops created via clockgate.cc pass 2026-02-20 11:34:08 -08:00
AdvaySingh1 b29514fafc Added built in cell alongside sim support for cell 2026-02-19 11:48:35 -08:00
Akash Levy b7098e8383
Merge branch 'YosysHQ:main' into main 2026-02-18 09:44:25 -08:00
Gus Smith 29a270c4b6
Merge pull request #5675 from rowanG077/add-missing-celledges 
kernel/celledges: cover more cell types
 2026-02-18 07:50:41 -08:00
Akash Levy 5debd619e5 Add workaround for Liberty duplication 2026-02-13 06:51:42 -08:00
Akash Levy 0485576632 Revert rtlil changes 2026-02-13 04:14:14 -08:00
Akash Levy 2b247d165b Merge from main 2026-02-13 04:14:08 -08:00
Akash Levy b8d83c1d5b Fix cell naming issues 2026-02-13 01:05:51 -08:00
Gus Smith 8ab105ac28
Merge pull request #4303 from Coloquinte/sat_choice 
Infrastructure to run a Sat solver as a command
 2026-02-11 06:54:53 -08:00