mirror of https://github.com/YosysHQ/yosys.git
Merge pull request #109 from Silimate/clkgate_attr
Added is_clock_gated attr to flops created via clockgate.cc pass
This commit is contained in:
commit
0b46d8b201
|
|
@ -909,6 +909,7 @@ X(interface_type)
|
|||
X(interfaces_replaced_in_module)
|
||||
X(invertible_pin)
|
||||
X(iopad_external_pin)
|
||||
X(is_clock_gated)
|
||||
X(is_inferred)
|
||||
X(is_interface)
|
||||
X(it)
|
||||
|
|
|
|||
|
|
@ -428,7 +428,8 @@ struct ClockgatePass : public Pass {
|
|||
ff.sig_clk = (*it).second.new_net;
|
||||
|
||||
// Rebuild the flop
|
||||
(void)ff.emit();
|
||||
Cell *new_ff = ff.emit();
|
||||
new_ff->set_bool_attribute(ID::is_clock_gated);
|
||||
|
||||
gated_flop_count++;
|
||||
}
|
||||
|
|
|
|||
Loading…
Reference in New Issue