luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
17,330 Commits 136 Branches 69 Tags 51 MiB
Commit Graph

5026 Commits

Author SHA1 Message Date
Emil J. Tywoniak c3ffbf6fae WIP 2026-06-12 00:18:53 +02:00
Emil J. Tywoniak afdae7b87e WIP 2026-06-11 20:02:02 +02:00
Emil J. Tywoniak 8e522b08c0 WIP 2026-06-11 13:17:54 +02:00
Emil J. Tywoniak f592f2f3af WIP 2026-06-10 19:22:53 +02:00
Emil J. Tywoniak 015ab4e45b twine: start indexable colony with integer indices including preallocated twines 2026-06-10 14:54:48 +02:00
Emil J. Tywoniak 8ab96a4285 BROKEN 2026-06-10 14:54:48 +02:00
Emil J. Tywoniak 2117af318c WIP 2026-06-10 14:54:48 +02:00
Emil J. Tywoniak d13dfc21f4 WIP 2026-06-10 14:54:48 +02:00
Emil J. Tywoniak 1a8a95b472 rtlil: fix masquerade 2026-06-10 14:54:45 +02:00
Emil J. Tywoniak 2d3b7e9c92 rtlil: introduce ModuleNameMasq (KNOWN BROKEN, do not merge) 2026-06-10 14:54:43 +02:00
Emil J. Tywoniak e2627b367e rtlil: set Module::design before name at all construction sites 2026-06-10 14:54:39 +02:00
Emil J. Tywoniak 734593e12d rtlil: Module::clone attaches to source design; callers use clone(dst) 2026-06-10 14:54:34 +02:00
Emil J. Tywoniak 8f8a07efee rtlil: replace AttrObject::meta_idx_ with ObjMeta pointer 2026-06-10 14:54:31 +02:00
Emil J. Tywoniak ca632e82c4 rtlil: set Module* on inner-process AttrObjects at construction 2026-06-10 14:54:12 +02:00
Emil J. Tywoniak f1edb571f2 rtlil: evacuate src_id_ from AttrObject to per-Design meta vector 2026-06-10 14:54:05 +02:00
Emil J. Tywoniak 3424c00cd0 twine 2026-06-10 14:53:45 +02:00
Emil J. Tywoniak 3d27e83d0f memory_map: propagate Mem src onto every generated cell 2026-06-10 14:53:42 +02:00
Emil J. Tywoniak 7656347b44 patch: split into single-output patch + multi-output patch_ports; drop input-cone gc 2026-06-10 14:53:37 +02:00
Emil J. Tywoniak e583da906d patch: merge src into existing cells; opt_merge/_inc + onehot + ff.cc use Patch 2026-06-10 14:53:19 +02:00
Emil J. Tywoniak ea41e61a36 utils: add BitGrouper for shared bit-partition logic 2026-06-10 14:53:13 +02:00
Emil J. Tywoniak d952b04e54 opt_expr: convert remaining rewrites to patcher 2026-06-10 14:53:05 +02:00
Emil J. Tywoniak e2a77db87a opt_expr: evener morer patcherer 2026-06-10 14:53:03 +02:00
Emil J. Tywoniak edeb649154 opt_expr: even more patcher 2026-06-10 14:53:02 +02:00
Emil J. Tywoniak fb021b1a6b opt_expr: more patcher again 2026-06-10 14:53:00 +02:00
Emil J. Tywoniak c3457e2e5c WIP 2026-06-10 14:52:50 +02:00
Emil J. Tywoniak dab9a386cc opt_expr: WIP use patcher more 2026-05-28 22:51:30 +02:00
Emil J. Tywoniak b594196a48 opt_expr: cleanup 2026-05-28 14:56:27 +02:00
Emil J. Tywoniak 5cdb189ea0 opt_expr: cleanup 2026-05-28 14:53:21 +02:00
Emil J. Tywoniak cef8186c4a patch: infer leaves for gc 2026-05-28 12:56:13 +02:00
Emil J. Tywoniak 1cd0d37511 patch: instead of cell->cell, use port->sig rewrites 2026-05-27 18:07:01 +02:00
Emil J. Tywoniak b3a33aeeba opt_expr: use patcher for xor constant folding 2026-05-27 18:06:55 +02:00
Emil J. Tywoniak 9f22b9d2a0 patch: source transfer 2026-05-23 00:10:02 +02:00
Emil J. Tywoniak db1c1d4359 patch: working multi-cell signorm invariant 2026-05-23 00:10:00 +02:00
Emil J. Tywoniak 8c26ecd2a6 patch: WIP multicell patch test 2026-05-23 00:09:17 +02:00
Emil J. Tywoniak d2ae9b48e4 patch: signorm, move 2026-05-23 00:09:17 +02:00
Emil J. Tywoniak b7ea32dbee patch: unique heap 2026-05-23 00:09:17 +02:00
Emil J. Tywoniak 89e5c4ccca test_patch total basics 2026-05-23 00:07:39 +02:00
Emil J. Tywoniak dcc68e49fb check: check bufnorm too 2026-05-22 18:41:50 +02:00
Emil J. Tywoniak 4bff2e6340 check: check signorm indices and wires 2026-05-22 18:41:49 +02:00
Emil J. Tywoniak 8f62d5c657 opt_merge: newcelltypes 2026-05-22 18:41:49 +02:00
Emil J. Tywoniak 7d335ed0d9 opt_merge: factor out hashing code across incremental and parallel 2026-05-22 18:41:49 +02:00
Emil J. Tywoniak 9abee44602 opt_expr: replace invert_map with signorm traversal 2026-05-22 18:41:49 +02:00
Emil J. Tywoniak 350385f5a2 check: fix memory bug in $connect 2026-05-22 18:40:16 +02:00
Emil J. Tywoniak 1dc7a69d7f memory_bram: create blackboxes 2026-05-22 18:40:16 +02:00
Emil J. Tywoniak 8c4ab49955 Revert "memory: add -bram-register" 
This reverts commit 2bc6ea7f37f5c239491e83a3a8672af8954550ab.
 2026-05-22 18:40:01 +02:00
Emil J. Tywoniak c64be26334 Revert "memory_bram: add -register" 
This reverts commit b4b5093a14e5dceded852c644e70bf6ff447bba3.
 2026-05-22 18:40:01 +02:00
Emil J. Tywoniak 09f55abf1a flatten: disable signorm 2026-05-22 18:40:01 +02:00
Emil J. Tywoniak 6fd7f5c02d pmgen: hold sigmap pointer instead of owning it 2026-05-22 18:40:01 +02:00
Emil J. Tywoniak 394be03d57 equiv_miter: don't copy $input_port 2026-05-22 18:40:01 +02:00
Emil J. Tywoniak 451e01d0a4 design: properly switch signorm mode when restoring saved designs 2026-05-22 18:40:01 +02:00