Stefan Frederik
|
56b63df2fc
|
added @spice_get_voltage(net) recognize in translate() for voltage value update inside LCC schematics
|
2022-10-15 10:08:58 +02:00 |
|
Stefan Frederik
|
adf477fbcc
|
optimization in translate(): @spice_get_voltage will use the "lab" attribute (if existing) to build up the net name to look up in raw file, before reverting to a call to net_name() to get the net from the attached net
|
2022-10-15 08:55:32 +02:00 |
|
Stefan Frederik
|
1482279224
|
better tcl evaluate command dialog
|
2022-10-14 18:43:10 +02:00 |
|
Stefan Frederik
|
b450be5a12
|
doc updates (multi project setup, tutorial_xschem_libraries.html)
|
2022-10-14 11:23:46 +02:00 |
|
Stefan Frederik
|
41c62134a2
|
change_layer() now works also for text objects
|
2022-10-14 00:08:46 +02:00 |
|
Stefan Frederik
|
3c4d9e99fb
|
allow changing start color in rainbow multi-dataset graphs
|
2022-10-13 19:33:30 +02:00 |
|
Stefan Frederik
|
4833f126f7
|
fix axis start label positioning (axis_start() and axis_within_range())
|
2022-10-13 17:36:42 +02:00 |
|
Stefan Frederik
|
7c60f37f54
|
better atof_spice() suffix checking, set xctx->current_dirname to $PWD when creating an empty new tab (untitled schematic)
|
2022-10-13 16:45:27 +02:00 |
|
Stefan Frederik
|
f7738329a5
|
my_fgets()
|
2022-10-13 13:43:01 +02:00 |
|
Stefan Frederik
|
86e8ee2aae
|
added rainbow checkbutton for multicolor waves in case of multiple datasets
|
2022-10-13 01:00:55 +02:00 |
|
Stefan Frederik
|
7a7b49f383
|
removed debug message in verilog_netlist.c
|
2022-10-12 18:21:28 +02:00 |
|
Stefan Frederik
|
c065996057
|
fix some unfreed pointers -b vhdl_netlist.c
|
2022-10-12 17:04:29 +02:00 |
|
Stefan Frederik
|
3729a4b3d1
|
inst_hilight_hash_lookup(): fix wrong format string in debug message
|
2022-10-12 16:50:09 +02:00 |
|
Stefan Frederik
|
e14c8b9a11
|
wire labels: default name set to p1 instead of l1, so it will not clash with typical inductor names
|
2022-10-12 16:36:56 +02:00 |
|
Stefan Frederik
|
a820cc2e3f
|
removed (now) duplicated inst_hash_lookup: use int_hash_lookup. Search function does not highlight nets if searching for something that is not "lab"
|
2022-10-12 13:14:48 +02:00 |
|
Stefan Frederik
|
7a1fbb4809
|
better check_unique_names() and hash_all_names() implementation (do not skip label instances or instances with no format attr). Button click focuses main drawing window even if autofocus_mainwindow is set to 0, to avoid losing keyboard focus forever if TAB is pressed.
|
2022-10-12 11:56:02 +02:00 |
|
Stefan Frederik
|
7d016eab28
|
small netlist syntax fix in token.c (correctly skip VHDL time attributes), tedax backend: avoid printing mapping comments for duplicated pins
|
2022-10-12 09:32:37 +02:00 |
|
Stefan Frederik
|
4664202d9d
|
hilight.c: remove a couple of redundant lines
|
2022-10-12 01:26:33 +02:00 |
|
Stefan Frederik
|
662c14143d
|
update xschemtest, more robust spice flatten.awk netlist flattener, specifically when translating expressions containing electrical nodes and parameters, all these need to be translated/substituted.
|
2022-10-12 01:16:23 +02:00 |
|
Stefan Frederik
|
ce75ca2bbf
|
make examples/test_doublepin.sch compile with no errors with ngspice, ghdl and iverilog, this is a test schematic to validate pass-through symbols
|
2022-10-11 14:25:58 +02:00 |
|
Stefan Frederik
|
3f627123b2
|
persists highlights on instances: remove highlighted instance from hash if user selects and presses ctrl-k as it is done for nets. Avoid instance highlight to also highlight net with identical name (example instance x1 and net x1). Verilog and Vhdl netlists handle duplicated (pass-through) pins
|
2022-10-11 13:12:17 +02:00 |
|
Stefan Frederik
|
137ca971d3
|
add cmdline option --preinit <commands> to execute given commands before executing xschemrc file. This can be used to switch library search paths depending on a variable setting.
|
2022-10-11 00:26:06 +02:00 |
|
Stefan Frederik
|
b93c9af97c
|
flatten.awk: allow to specify additional custom devices node number with metacomments inserted in the netlist, like *.nodes[W] = 2, or *. nodes["W"]=2
|
2022-10-10 17:45:56 +02:00 |
|
Stefan Frederik
|
9f3692a94a
|
align xschemtest netlist expected hashes
|
2022-10-10 16:23:20 +02:00 |
|
Stefan Frederik
|
a0be0c31c1
|
fix LCC_instances.sch test schematic
|
2022-10-10 16:21:58 +02:00 |
|
Stefan Frederik
|
118e937e7f
|
flatten.awk: derive element pattern list ^[EGHFCMDQRGIV] from nodes[] array, to facilitate addition of new devices.
|
2022-10-10 15:36:50 +02:00 |
|
Stefan Frederik
|
68bf5e4640
|
netlister code rewrite to allow any combination of pass-through symbols
|
2022-10-10 14:54:32 +02:00 |
|
Stefan Frederik
|
150c2663b9
|
added netlist_options as list of symbols not to load in schematics-as-symbol instances, load_file_dialog: make remember last dir work again
|
2022-10-09 23:49:28 +02:00 |
|
Stefan Frederik
|
c5e7e3be29
|
cleaner get_unnamed_node() function
|
2022-10-08 22:16:27 +02:00 |
|
Stefan Frederik
|
03d2e685fe
|
code cleanup
|
2022-10-08 10:07:59 +02:00 |
|
Stefan Frederik
|
4e6513e713
|
typo fix
|
2022-10-08 09:52:54 +02:00 |
|
Stefan Frederik
|
5c2b14ebb8
|
add generic pointer hash table
|
2022-10-08 09:46:30 +02:00 |
|
Stefan Frederik
|
6be0fc392b
|
refactoring of netlister code
|
2022-10-07 23:29:42 +02:00 |
|
Stefan Frederik
|
945a26c8f6
|
handle pass-through symbols chained with wires and no labels attached to wires
|
2022-10-06 11:48:22 +02:00 |
|
Stefan Frederik
|
c5e91f209e
|
allow to use @pinlist in format string even for symbols with duplicated ports. Duplicated entries will be skipped. Add component_browser_on_top tcl variable in xschemrc (default setting: enabled (1) to enable or disable component browser window always on top
|
2022-10-05 16:47:34 +02:00 |
|
Stefan Frederik
|
0c590e4f0a
|
allow negative integers in expandlabel() ( xx[6:5:-2:3] )
|
2022-10-05 15:34:38 +02:00 |
|
Stefan Frederik
|
47fb2085ff
|
update send_net_to graph() and send_current_to_graph() to use sch_waves_loaded() as the hierarchy level where raw file was loaded, to skip upper path designators
|
2022-10-05 12:06:37 +02:00 |
|
Stefan Frederik
|
18da3fe78d
|
doc updates about new expandlabel AAA[0:1:3:4]
|
2022-10-05 02:30:14 +02:00 |
|
Stefan Frederik
|
9dbe4343e2
|
added label notation EN[0:3:6:5]: EN[start🔚offset:repetitions], it will expand to a 20 bit bus: a[0],a[1],a[2],a[3],a[6],a[7],a[8],a[9],a[12],a[13],a[14],a[15],a[18],a[19],a[20],a[21],a[24],a[25],a[26],a[27]
|
2022-10-05 02:23:37 +02:00 |
|
Stefan Frederik
|
5fe2f1586b
|
refactor str_hash_* and int_hash_* functions
|
2022-10-05 01:18:45 +02:00 |
|
Stefan Frederik
|
1c407e5dd6
|
faster implementation of name_pass_through_nets() so almost zero overhead when netlisting big circuits with no pass-thru symbols
|
2022-10-04 15:39:45 +02:00 |
|
Stefan Frederik
|
9c29324c8a
|
allow nets with no label pass thru symbols with duplicated pins. named nets will propagate through duplicated pins
|
2022-10-04 12:34:09 +02:00 |
|
Stefan Frederik
|
2e4d1e39a1
|
update xschemtest.tcl
|
2022-10-04 00:39:48 +02:00 |
|
Stefan Frederik
|
06fc742e60
|
doc updates about {verilog,vhdl,spice}_sym_def, fix regression (possible crash) in verilog_block_netlist (thanks to Joanne), fix regression (wrong verilog test netlist) in print_verilog_primitive() (thanks to Joanne)
|
2022-10-04 00:37:09 +02:00 |
|
Stefan Frederik
|
29d6655a01
|
use limiting mylog()/mylog10() functions in expression calculator
|
2022-10-03 18:29:36 +02:00 |
|
Stefan Frederik
|
4bbed85d23
|
faster jump table in plot_raw_custom_data(), added simulation->add waveform reload launcher
|
2022-10-03 11:15:14 +02:00 |
|
Stefan Frederik
|
64d947a9dd
|
fix extra and verilog_extra handling in instance lines (verilog netlists)
|
2022-10-03 09:10:58 +02:00 |
|
Stefan Frederik
|
d174306880
|
added verilog_extra attribute for list of implicit node connections to symbol in verilog netlists. extra attribute still used in verilog as a list of attributes NOT use as component attributes / symbol parameters.
|
2022-10-03 01:20:33 +02:00 |
|
Stefan Frederik
|
28c644fba7
|
doc updates (new graph functions)
|
2022-10-02 20:52:17 +02:00 |
|
Stefan Frederik
|
9acbf3fb41
|
added prev(), del() function in graph processing. Extend calculation 1 or 2 point beyond viewport for exact deriv/integ/prev/del calculation at left edge
|
2022-10-02 11:05:29 +02:00 |