Commit Graph

164 Commits

Author SHA1 Message Date
Miodrag Milanovic 56c2bed294 Cleanup BRAM 2025-09-04 15:57:16 +02:00
Miodrag Milanović c0d788ac6e
Merge pull request #7 from YosysHQ/bridge
Add CPE bridge
2025-09-02 17:57:43 +02:00
Miodrag Milanovic f6654f83a7 bump chipdb 2025-09-02 14:04:37 +02:00
Miodrag Milanovic 0747679717 Add bridge 2025-09-02 08:07:43 +02:00
Miodrag Milanović 5d5f927d93
Merge pull request #8 from YosysHQ/bram
Split BRAM into halfs
2025-09-02 08:04:53 +02:00
Miodrag Milanovic d04286b39a bump database version 2025-08-29 14:57:41 +02:00
Miodrag Milanovic b8c59f9f80 Cleanup 2025-08-29 14:47:59 +02:00
Miodrag Milanovic 74265fd1b8 Split BRAMs into halfs 2025-08-28 15:09:49 +02:00
Miodrag Milanović 22ec1e2d7b
Merge pull request #6 from YosysHQ/new_timing
gatemate: add IOSEL as separate primitive
2025-08-14 12:20:15 +02:00
Miodrag Milanovic 6ad315609d Bump database version 2025-08-14 11:53:29 +02:00
Miodrag Milanovic 10b52f37f1 Added IOSEL 2025-08-13 15:49:44 +02:00
Miodrag Milanovic 0fb182de18 rename to match port names 2025-08-13 12:52:04 +02:00
Miodrag Milanovic 7d94d89855 Fix direction 2025-08-13 12:51:33 +02:00
Lofty d7e7bf6e93 update CPE schematics to cover C/P lines 2025-07-19 11:35:43 +01:00
Lofty caa6f852cc further CPE schematic updates 2025-07-15 21:44:18 +01:00
Miodrag Milanovic b6e7eda017 Merge branch 'pu-cc-cfgmode' 2025-07-09 12:52:31 +02:00
Miodrag Milanovic 542863a768 Fix reading with gmunpack and clangformat 2025-07-09 12:52:00 +02:00
Patrick Urban 9148a1b81d
Merge branch 'YosysHQ:main' into cfgmode 2025-07-08 19:49:11 +02:00
Patrick Urban 0250f3e3f8 Fix `CMD_CFGMODE` formatting 2025-07-08 16:57:52 +02:00
Patrick Urban a5ac25535d Add `CMD_CFGMODE` documentation 2025-07-08 16:55:18 +02:00
Patrick Urban 10d7958f2e Disable crc bytes if set to "unused" 2025-07-08 16:29:32 +02:00
Patrick Urban 2bb81624b1 Fix crc error behaviour length byte 2025-07-08 16:10:23 +02:00
Lofty 3c53e25071 another CPE schematic update 2025-07-07 10:12:59 +02:00
Miodrag Milanovic c89ea91209 Preps for MX8 support 2025-07-07 10:12:59 +02:00
Miodrag Milanovic a08f3ddba4 Added few more connections 2025-07-07 10:12:59 +02:00
Lofty 9f05921fc0 update CPE schematic 2025-07-07 10:12:59 +02:00
Lofty c476c4f19c Render of CPE at the moment 2025-07-07 10:12:59 +02:00
Lofty b8f53da9a0 WIP schematic for CPE 2025-07-07 10:12:59 +02:00
Miodrag Milanovic 37e6d93a30 Connect upper and lower L2T4 2025-07-07 10:12:59 +02:00
Miodrag Milanovic e7ca710859 small change in model 2025-07-07 10:12:59 +02:00
Miodrag Milanovic d68f6fb08b Add CPE_COMP and CPE_CPLINES 2025-07-07 10:12:59 +02:00
Miodrag Milanovic 6e63a05636 Resolve name conflicts 2025-07-07 10:12:59 +02:00
Miodrag Milanovic 2983a7f4ff Bump database version 2025-07-07 10:12:59 +02:00
Miodrag Milanovic 78ac740eee Cleanup 2025-07-07 10:12:59 +02:00
Miodrag Milanovic aff4544421 Cleanups 2025-07-07 10:12:59 +02:00
Miodrag Milanovic c27ceac7a0 Added CPOUT and MUXOUT 2025-07-07 10:12:59 +02:00
Miodrag Milanovic 4ba2a563a1 Update primitives z locations 2025-07-07 10:12:59 +02:00
Miodrag Milanovic 497e5cc2a1 C_2D_IN flag 2025-07-07 10:12:59 +02:00
Miodrag Milanovic 2bdf4065c0 Add comb to seq connection 2025-07-07 10:12:59 +02:00
Miodrag Milanovic 1a1a3488f7 Improved model of CPE 2025-07-07 10:12:59 +02:00
Patrick Urban ebafe63481 Enable crc error behaviour and spi io width selection in bitstream 2025-07-03 17:02:47 +02:00
Miodrag Milanovic ff2445f353 Add D2D support 2025-06-18 08:31:49 +02:00
Miodrag Milanovic 08b35c4538 Add DDR pin information 2025-06-18 08:31:49 +02:00
Miodrag Milanovic 2aa7ef65ba Add in tile position 2025-06-18 08:31:49 +02:00
Miodrag Milanovic a0afc3aea3 Fixed wrong bank mapping 2025-06-18 08:31:49 +02:00
Miodrag Milanovic 04a2dc2dc3 Support reading multi die bitstreams 2025-06-18 08:31:49 +02:00
Miodrag Milanovic 84c5734c9c clangformat 2025-06-18 08:31:49 +02:00
Miodrag Milanovic aacc795393 Write proper multi die bitstream 2025-06-18 08:31:49 +02:00
Miodrag Milanovic 58a098407b Bump version to 1.2 2025-06-18 08:31:49 +02:00
Miodrag Milanovic b5dda7196f Add PAD connections so we do not loose that info 2025-06-18 08:31:49 +02:00