Fischer Moseley
|
586cdb9817
|
docs: wordsmithing
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
6b426306be
|
doc: reference use cases/examples in index.md
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
9153270adc
|
meta: formatting
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
2b4d8b56ec
|
docs: update Ethernet Interface
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
3148aa0055
|
docs: update UART Interface
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
b83cb0b0a2
|
docs: update layout and references for LogicAnalyzerCore docs
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
b4ef5502c1
|
docs: update memory_core
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
2c124200da
|
docs: autogenerate Python API docs, update IO core docs
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
4adda3639a
|
docs: document amaranth-based flow
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
0806deeb97
|
ethernet: move LiteEth core connections from Signals to IOPorts
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
9f2dffb069
|
examples: make verilog/amaranth versions of uart_logic_analyzer match
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
1e7d4e92e7
|
tests: fix bug where base_addr was not passed but not used
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
1b6127eb70
|
meta: fix circular imports
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
c38e6b5b40
|
docs: condense a few pages
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
daedb91ff2
|
meta: sort imports with ruff
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
b1caec9c57
|
meta: switch from black to ruff
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
ecfbdaa86b
|
cli: remove JSON loader, add test for instantiation generation
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
fa80a49145
|
deps: load liteeth from PyPI
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
b31a655d58
|
tests: include building examples in test suite
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
6eae490061
|
formatting
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
8f45546b5a
|
manta: fix code generation from config file, update tests
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
3ba93efd2f
|
meta: expose Amaranth API via __all__
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
0d15abe4d1
|
ethernet: update __init__ away from config dict
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
0bdfd9a5f7
|
tests: fix mem_core_hw
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
165c6e46ca
|
tests: fix logic_analyzer_sim
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
55884a11df
|
ci: check formatting with black
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
a01b6981e2
|
tests: refactor to use Amaranth-native API
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
b20d7c7822
|
logic analyzer: move __init__ away from config dict
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
743f434652
|
meta: add boilerplate for Amaranth-native API
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
d582dc24c8
|
uart: update length checking to accomodate extra newlines
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
ed2dfd141b
|
add newline every 32 read requests
|
2024-10-08 11:42:10 -06:00 |
|
Fischer Moseley
|
080af6c5ee
|
logic_analyzer: find nearest integer timestep in VCD export
|
2024-10-07 13:39:39 -06:00 |
|
Fischer Moseley
|
49e8d340ba
|
logic_analyzer: obtain clock frequency in capture_vcd from self
|
2024-10-07 13:39:39 -06:00 |
Carlos Azevedo
|
ebcb11fdba
|
VCD time step is calculated from the frequency of the clock provided to Manta. The value changes are also timed accurately, instead of expressed in 10 ns intervals always.
|
2024-10-07 13:39:39 -06:00 |
|
Fischer Moseley
|
929312181e
|
ci: clone entire repo when building docs
|
2024-10-06 13:11:32 -06:00 |
|
Fischer Moseley
|
b998d21810
|
ci: do not cache clone between builds
|
2024-10-06 13:05:22 -06:00 |
|
Fischer Moseley
|
6f2a0eab15
|
ci: add GitHub Actions user to fix mike deploy
|
2024-10-06 13:03:30 -06:00 |
|
Fischer Moseley
|
ead8a7b5bf
|
docs: push to dev instead of latest from main
|
2024-10-06 11:42:57 -06:00 |
|
Fischer Moseley
|
c5bc148a57
|
docs: fix old version warning
|
2024-10-06 11:34:31 -06:00 |
|
Fischer Moseley
|
4e93a049cd
|
docs: deploy using mike in CI
|
2024-10-06 11:25:14 -06:00 |
|
Fischer Moseley
|
1f8bf643fd
|
docs: add mike
|
2024-10-06 10:52:23 -06:00 |
|
Fischer Moseley
|
19342c4735
|
ci: add codecov.yml
|
2024-09-10 17:33:55 -06:00 |
|
Fischer Moseley
|
236305729e
|
ci: invoke codecov via Python, not from command line
|
2024-09-10 15:21:41 -06:00 |
|
Fischer Moseley
|
3fb5bfb4ad
|
ci: run codecov directly instead of via GitHub Action
|
2024-09-10 13:45:40 -06:00 |
|
Fischer Moseley
|
354309394d
|
meta: export JSON during tests for codecov to injest
|
2024-09-10 10:09:56 -06:00 |
|
Fischer Moseley
|
129f991dda
|
meta: add codecov
|
2024-09-10 07:17:50 -06:00 |
|
Fischer Moseley
|
0715788ed7
|
meta: update description in pyproject.toml
|
2024-07-18 06:35:37 -07:00 |
|
Fischer Moseley
|
fd65d9a009
|
meta: increment version to 1.0.1
|
2024-07-18 06:34:34 -07:00 |
|
Fischer Moseley
|
24b4ca2468
|
docs: add mention of CSV export from logic analyzer
|
2024-07-17 19:47:18 -07:00 |
|
Fischer Moseley
|
f687f071dd
|
cli: enable CSV export from logic analyzer capture
|
2024-07-17 18:51:05 -07:00 |