Fischer Moseley
|
153ae7e3df
|
video sprite example working! kinda frankensteined tho
|
2023-04-13 17:02:55 -04:00 |
|
Fischer Moseley
|
5ceefc8da9
|
this bram core has taken my soul
|
2023-04-12 18:15:50 -04:00 |
|
Fischer Moseley
|
ba6100ce30
|
import tutorial from yesterday, add mostly working bram core
|
2023-04-12 11:47:50 -04:00 |
|
Fischer Moseley
|
3731305f63
|
keep tidying bram core
|
2023-04-10 18:03:02 -04:00 |
|
Fischer Moseley
|
db76ce3579
|
reasonably tidy BRAM core - might be dependent on icarus 13
|
2023-04-10 17:51:43 -04:00 |
|
Fischer Moseley
|
4837b2787a
|
add (half) working BRAM core example
|
2023-04-10 17:02:48 -04:00 |
|
Fischer Moseley
|
12f498dc9a
|
add cursed BRAM core implementation
|
2023-04-10 14:38:29 -04:00 |
|
Fischer Moseley
|
1710da6f87
|
update makefile to represent new functional sim locations
|
2023-04-09 22:33:58 -04:00 |
|
Fischer Moseley
|
353be7551e
|
remove all narly verilog from python! 🤠
|
2023-04-08 16:23:02 -04:00 |
|
Fischer Moseley
|
c604614428
|
autogenerate logic_analyzer and sample_mem
|
2023-04-03 23:15:09 -04:00 |
|
Fischer Moseley
|
0a4a1519c4
|
clean up inferred BRAM, trim whitespace
|
2023-04-03 21:20:58 -04:00 |
|
Fischer Moseley
|
8f08dffc70
|
consolidate logic analyzer testbench
|
2023-04-03 12:20:24 -04:00 |
|
Fischer Moseley
|
aea5a77258
|
blacken autogen test runner
|
2023-04-02 20:38:34 -04:00 |
|
Fischer Moseley
|
df4d243b9a
|
refactor test structure
|
2023-04-02 20:33:50 -04:00 |
|
Fischer Moseley
|
af295ead51
|
logic analyzer appears to kinda work in simulation. buggy, but working!
|
2023-04-02 13:54:34 -04:00 |
|
Fischer Moseley
|
edf94c9cf7
|
add api generation tests
|
2023-03-24 10:34:15 -04:00 |
|
Fischer Moseley
|
d5dfd3bbf3
|
add boilerplate for API generation tests
|
2023-03-23 23:50:09 -04:00 |
|
Fischer Moseley
|
2c51aa9a9a
|
paritally imnplement io core autogeneration
|
2023-03-16 09:38:17 -04:00 |
|
Fischer Moseley
|
11495fca61
|
refactor logic analyzer into submodules
|
2023-03-15 22:43:21 -04:00 |
|
Fischer Moseley
|
fade794333
|
add initialls logic_analyzer core
|
2023-03-15 15:57:42 -04:00 |
|
Fischer Moseley
|
aa2ba43e8f
|
rename lut mem to lut ram, add to manta generator
|
2023-03-14 16:24:56 -04:00 |
|
Fischer Moseley
|
5e2f02ebd6
|
add linting to makefile, update bus testbenches
|
2023-03-14 16:24:56 -04:00 |
|
Fischer Moseley
|
4d9792702a
|
clean up testbenches, add Makefile for sims
|
2023-03-14 16:24:56 -04:00 |
|
Fischer Moseley
|
e022696b31
|
add working example for macOS bug
|
2023-03-14 16:24:56 -04:00 |
|
Fischer Moseley
|
a70ba2d0a8
|
replace uart modules with zipcpu for testing, TX seems to misalign itself
|
2023-03-14 16:24:56 -04:00 |
|
Fischer Moseley
|
70e2bd10e7
|
rename, slightly patch bridge_tx
|
2023-03-14 16:24:56 -04:00 |
|
Fischer Moseley
|
70154f6904
|
add uart_rx module, bus seems to be working end-to-end
|
2023-03-14 16:24:56 -04:00 |
|
Fischer Moseley
|
5454ed37e9
|
add bus_tb, has nearly all of manta end-to-end
|
2023-03-14 16:24:56 -04:00 |
|
Fischer Moseley
|
c1620871cf
|
add lut memory and tests, still need to sort out pipelining
|
2023-03-14 16:24:56 -04:00 |
|
Fischer Moseley
|
e55d919098
|
add in bus architecture prototypes from the last few days
|
2023-03-14 16:24:56 -04:00 |
Fischer Moseley
|
523b5673bc
|
rename ila tests
|
2023-02-09 15:31:32 -05:00 |
|
Fischer Moseley
|
d2bcbe2418
|
import from openILA
|
2023-02-04 12:43:00 -05:00 |