Commit Graph

20 Commits

Author SHA1 Message Date
Fischer Moseley d8eeb65b8f fix pipelining in video_sprite exmaple 2023-04-13 18:00:22 -04:00
Fischer Moseley ba6100ce30 import tutorial from yesterday, add mostly working bram core 2023-04-12 11:47:50 -04:00
Fischer Moseley 12f498dc9a add cursed BRAM core implementation 2023-04-10 14:38:29 -04:00
Fischer Moseley 1710da6f87 update makefile to represent new functional sim locations 2023-04-09 22:33:58 -04:00
Fischer Moseley 1d5245b999 fix tests for CI 2023-04-08 14:12:24 -04:00
Fischer Moseley ab8582a570 move building examples into makefile, add working logic analyzer test 2023-04-03 23:47:36 -04:00
Fischer Moseley 0a4a1519c4 clean up inferred BRAM, trim whitespace 2023-04-03 21:20:58 -04:00
Fischer Moseley df4d243b9a refactor test structure 2023-04-02 20:33:50 -04:00
Fischer Moseley 839bd4f8e4 update arg order for iverilog - seems to throw errors across versions/OSs 2023-04-01 16:38:45 -07:00
Fischer Moseley d5dfd3bbf3 add boilerplate for API generation tests 2023-03-23 23:50:09 -04:00
Fischer Moseley a57b5908f2 add verbose output to serial 2023-03-23 18:10:52 -04:00
Fischer Moseley 500267798f add example instantiation to top of autogenerated output 2023-03-19 10:57:32 -06:00
Fischer Moseley 2c51aa9a9a paritally imnplement io core autogeneration 2023-03-16 09:38:17 -04:00
Fischer Moseley 11495fca61 refactor logic analyzer into submodules 2023-03-15 22:43:21 -04:00
Fischer Moseley fade794333 add initialls logic_analyzer core 2023-03-15 15:57:42 -04:00
Fischer Moseley aa2ba43e8f rename lut mem to lut ram, add to manta generator 2023-03-14 16:24:56 -04:00
Fischer Moseley 3fda03ec90 break up hdl definition into multiple member functinos 2023-03-14 16:24:56 -04:00
Fischer Moseley 334aa8c005 refactor __init__.py to be object-oriented 2023-03-14 16:24:56 -04:00
Fischer Moseley 5e2f02ebd6 add linting to makefile, update bus testbenches 2023-03-14 16:24:56 -04:00
Fischer Moseley 4d9792702a clean up testbenches, add Makefile for sims 2023-03-14 16:24:56 -04:00