| .. |
|
bank.py
|
getattr for bank parameters
|
2020-10-28 09:21:36 -07:00 |
|
bank_select.py
|
Change inheritance inits to use super
|
2020-08-06 11:33:26 -07:00 |
|
bitcell_array.py
|
Refactored to utilize OOP
|
2020-10-13 11:07:31 -07:00 |
|
bitcell_base_array.py
|
Make conditional wl and bl for dummy rows/cols.
|
2020-10-15 13:56:37 -07:00 |
|
col_cap_array.py
|
Make conditional wl and bl for dummy rows/cols.
|
2020-10-15 13:56:37 -07:00 |
|
column_mux_array.py
|
Add initial custom layer properties.
|
2020-10-27 15:11:04 -07:00 |
|
control_logic.py
|
Fix supply layer query
|
2020-10-28 10:36:13 -07:00 |
|
custom_cell.py
|
single port progess
|
2020-09-14 18:11:38 -07:00 |
|
delay_chain.py
|
Removed dead code related to older characterization scheme
|
2020-08-27 17:30:58 -07:00 |
|
dff_array.py
|
Removed dead code related to older characterization scheme
|
2020-08-27 17:30:58 -07:00 |
|
dff_buf.py
|
Removed dead code related to older characterization scheme
|
2020-08-27 17:30:58 -07:00 |
|
dff_buf_array.py
|
Removed dead code related to older characterization scheme
|
2020-08-27 17:30:58 -07:00 |
|
dff_inv.py
|
Removed dead code related to older characterization scheme
|
2020-08-27 17:30:58 -07:00 |
|
dff_inv_array.py
|
Removed dead code related to older characterization scheme
|
2020-08-27 17:30:58 -07:00 |
|
dummy_array.py
|
Add bitlines to dummy modules
|
2020-10-16 13:43:56 -07:00 |
|
global_bitcell_array.py
|
Exclude bitcells in other local areas not of interest
|
2020-09-29 12:15:42 -07:00 |
|
hierarchical_decoder.py
|
Add initial custom layer properties.
|
2020-10-27 15:11:04 -07:00 |
|
hierarchical_predecode.py
|
Add initial custom layer properties.
|
2020-10-27 15:11:04 -07:00 |
|
hierarchical_predecode2x4.py
|
Change inheritance inits to use super
|
2020-08-06 11:33:26 -07:00 |
|
hierarchical_predecode3x8.py
|
Change inheritance inits to use super
|
2020-08-06 11:33:26 -07:00 |
|
hierarchical_predecode4x16.py
|
Add decoder4x16
|
2020-10-02 15:52:09 -07:00 |
|
local_bitcell_array.py
|
Provide unique WL driver instance name
|
2020-10-01 07:17:32 -07:00 |
|
module_type.py
|
Cleanup and rename vias.
|
2020-01-30 01:45:33 +00:00 |
|
multibank.py
|
Change inheritance inits to use super
|
2020-08-06 11:33:26 -07:00 |
|
orig_bitcell_array.py
|
single port progess
|
2020-09-14 18:11:38 -07:00 |
|
port_address.py
|
Add initial custom layer properties.
|
2020-10-27 15:11:04 -07:00 |
|
port_data.py
|
Add initial custom layer properties.
|
2020-10-27 15:11:04 -07:00 |
|
precharge_array.py
|
Update to space according to the bitcell array.
|
2020-09-14 12:05:45 -07:00 |
|
replica_bitcell_array.py
|
Add bitlines to dummy modules
|
2020-10-16 13:43:56 -07:00 |
|
replica_column.py
|
Add initial custom layer properties.
|
2020-10-27 15:11:04 -07:00 |
|
row_cap_array.py
|
Refactored to utilize OOP
|
2020-10-13 11:07:31 -07:00 |
|
sense_amp.py
|
Removed dead code related to older characterization scheme
|
2020-08-27 17:30:58 -07:00 |
|
sense_amp_array.py
|
Extend pin correct length in new array.
|
2020-09-14 12:53:59 -07:00 |
|
tri_gate_array.py
|
Change inheritance inits to use super
|
2020-08-06 11:33:26 -07:00 |
|
wordline_buffer_array.py
|
Add ptx cell properties
|
2020-10-28 09:54:15 -07:00 |
|
wordline_driver_array.py
|
Add ptx cell properties
|
2020-10-28 09:54:15 -07:00 |
|
write_driver_array.py
|
Enable riscv tests
|
2020-09-30 12:39:40 -07:00 |
|
write_mask_and_array.py
|
Fix rounding error for wmask with various word_size
|
2020-09-28 09:53:01 -07:00 |
00cb8a28d9